URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [d10v-elf/] [t-ae-ld2w-d.s] - Rev 602
Go to most recent revision | Compare with Previous | Blame | View Log
.include "t-macros.i" start PSW_BITS = 0 point_dmap_at_imem check_interrupt (VEC_AE&DMAP_MASK)+DMAP_BASE PSW_BITS test_ld2w ld2w r8,@0x4000 test_ld2w: ld2w r8,@0x4001 nop exit47
Go to most recent revision | Compare with Previous | Blame | View Log