URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [m32r/] [ldh-d.cgs] - Rev 615
Go to most recent revision | Compare with Previous | Blame | View Log
# m32r testcase for ldh $dr,@($slo16,$sr)
# mach(): m32r m32rx
.include "testutils.inc"
start
.global ldh_d
ldh_d:
mvaddr_h_gr r4, data_loc
mvi_h_gr r5, 0
ldh r5, @(#2, r4)
test_h_gr r5, 0x5678 ; big endian processor
pass
data_loc:
.word 0x12345678
Go to most recent revision | Compare with Previous | Blame | View Log