URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [tags/] [gnu-dev/] [fsf-gcc-snapshot-1-mar-12/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [20051215-1.c] - Rev 847
Go to most recent revision | Compare with Previous | Blame | View Log
/* ARM's load-and-call patterns used to allow automodified addresses. This was wrong, because if the modified register were spilled, the call would need an output reload. */ /* { dg-do run } */ /* { dg-options "-O2 -fno-omit-frame-pointer" } */ extern void abort (void); typedef void (*callback) (void); static void foo (callback *first, callback *p) { while (p > first) { (*--p) (); #ifndef __thumb__ asm ("" : "=r" (p) : "0" (p) : "r4", "r5", "r6", "r7", "r8", "r9", "r10"); #endif } } static void dummy (void) { static int count; if (count++ == 1) abort (); } int main (void) { callback list[1] = { dummy }; foo (&list[0], &list[1]); return 0; }
Go to most recent revision | Compare with Previous | Blame | View Log