OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [binutils-2.20.1/] [binutils-2.20.1-or32-1.0rc1/] [gas/] [testsuite/] [gas/] [score/] [br.s] - Rev 594

Go to most recent revision | Compare with Previous | Blame | View Log

/*
 * test relax
 * br <-> br!   : register number must be in 0-15
 * brl <-> brl! : register number must be in 0-15
 
 * Author: ligang
 */
 
/* This macro transform 32b instruction to 16b. */
.macro tran3216 insn32, insn16
.align 4
 
  \insn32 r0      #32b -> 16b
  \insn16 r0
 
  \insn32 r15     #32b -> 16b
  \insn16 r15
 
  \insn32 r3      #32b -> 16b
  \insn32 r3      #32b -> 16b
 
  \insn16 r5      
  \insn32 r5      #32b -> 16b
 
  \insn32 r3      #No transform
  \insn32 r31     #No transform
 
.endm
 
/* This macro transform 16b instruction to 32b. */
.macro tran1632 insn32, insn16
.align 4
 
  \insn16 r0        #16b -> 32b
  \insn32 r23    
 
  \insn16 r15       #16b -> 32b
  \insn32 r27     
 
  \insn16 r6        #No transform
  \insn32 r6
 
  \insn16 r3        #No transform
  \insn16 r3
 
.endm
 
  tran3216 "br", "br!"
  tran3216 "brl", "brl!"
 
  tran1632 "br", "br!"
  tran1632 "brl", "brl!"
 
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.