OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [g++.old-deja/] [g++.law/] [arm10.C] - Rev 338

Compare with Previous | Blame | View Log

// { dg-do assemble  }
// GROUPS passed ARM-compliance
// arm file
// Message-Id: <1oab2hINN7m@gap.caltech.edu>
// From: tll@cco.caltech.edu (Tal Lewis Lancaster)
// Subject: ARM Page 65
// Date: 18 Mar 1993 17:21:21 GMT

int(*p)[10]=new int[20][10];

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.