OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.dg/] [pragma-isr-trapa2.c] - Rev 338

Compare with Previous | Blame | View Log

/* { dg-do compile { target { { sh-*-* sh4*-*-* } && nonpic } } } */
/* { dg-skip-if "FPU Required" { "sh*-*-*" } { "-m*nofpu*" } { "" } } */
/* { dg-skip-if "FPU Required" { "sh*-*-*" } { "-m4al*" } { "" } } */
/* { dg-options "-O -m4" } */
 
extern void foo ();
#pragma trapa
void
isr()
{
  foo ();
}
 
/* { dg-final { scan-assembler-times "rte" 1} } */
/* No interrupt-specific saves should be needed.
   The function call will require to load the address first into a register,
   then use that for a jsr or jmp.  It will also need to load a constant
   address in order to load fpscr.  */
/* { dg-final { scan-assembler-times "r\[0-7\]\n" 3 } } */
/* { dg-final { scan-assembler-not "r\[8-9\]" } } */
/* { dg-final { scan-assembler-not "r1\[,0-3\]" } } */
/* { dg-final { scan-assembler-not "macl" } } */
/* fpscr needs to be saved, loaded and restored.  */
/* { dg-final { scan-assembler-times "\[^_\]fpscr" 3 } } */
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.