OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [abi-2.c] - Rev 338

Compare with Previous | Blame | View Log

/* Make certain that we pass __m256i in the correct register for AVX.  */
/* { dg-do compile } */
/* { dg-options "-O1 -mavx" } */
/* { dg-options "-mabi=sysv -O1 -mavx" { target x86_64-*-mingw* } } */
 
typedef long long __m256i __attribute__ ((__vector_size__ (32)));
__m256i foo (void) { return (__m256i){ 1, 2, 3, 4 }; }
 
/* { dg-final { scan-assembler-times "ymm0" 1 } } */
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.