OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [movq-2.c] - Rev 779

Go to most recent revision | Compare with Previous | Blame | View Log

/* PR target/25199 */
/* { dg-do compile } */
/* { dg-options "-Os -mtune=pentium4" } */
/* { dg-require-effective-target ilp32 } */
 
struct S
{
  void *p[30];
  unsigned char c[4];
};
 
unsigned char d;
 
void
foo (struct S *x)
{
  register unsigned char e __asm ("esi");
  e = x->c[3];
  __asm __volatile ("" : : "r" (e));
  e = x->c[0];
  __asm __volatile ("" : : "r" (e));
}
 
/* { dg-final { scan-assembler-not "movl\[ \t\]*123" } } */
/* { dg-final { scan-assembler "movzbl\[ \t\]*123" } } */
/* { dg-final { scan-assembler "mov(zb)?l\[ \t\]*120" } } */
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.