OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [sse-andnps-1.c] - Rev 779

Go to most recent revision | Compare with Previous | Blame | View Log

/* { dg-do run } */
/* { dg-options "-O2 -msse" } */
/* { dg-require-effective-target sse } */
 
#ifndef CHECK_H
#define CHECK_H "sse-check.h"
#endif
 
#ifndef TEST
#define TEST sse_test
#endif
 
#include CHECK_H
 
#include <xmmintrin.h>
 
static __m128
__attribute__((noinline, unused))
test (__m128 s1, __m128 s2)
{
  return _mm_andnot_ps (s1, s2); 
}
 
static void
TEST (void)
{
  union128 u, s1, s2;
  int source1[4]={34, 545, 955, 67};
  int source2[4]={67, 4, 57, 897};
  int e[4];
 
  s1.x = _mm_loadu_ps ((float *)source1);
  s2.x = _mm_loadu_ps ((float *)source2);
  u.x = test (s1.x, s2.x); 
 
  e[0] = (~source1[0]) & source2[0];
  e[1] = (~source1[1]) & source2[1];
  e[2] = (~source1[2]) & source2[2];
  e[3] = (~source1[3]) & source2[3];
 
  if (check_union128 (u, (float *)e))
    abort ();
}
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.