OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [altivec-18.c] - Rev 338

Compare with Previous | Blame | View Log

/* { dg-do compile { target powerpc*-*-* } } */
/* { dg-require-effective-target powerpc_altivec_ok } */
/* { dg-options "-maltivec -mabi=altivec" } */
/* { dg-final { scan-assembler "vcmpgtub" { target *-*-linux* } } } */
/* { dg-final { scan-assembler "vcmpgtsb" { target *-*-darwin* } } } */
/* { dg-final { scan-assembler "vcmpgtsh" } } */
/* { dg-final { scan-assembler "vcmpgtsw" } } */
 
/* Verify a statement in the GCC Manual that vector type specifiers can
   omit "signed" or "unsigned".  The default is the default signedness
   of the base type, which differs depending on the ABI.  */
 
#include <altivec.h>
 
extern vector char vc1, vc2;
extern vector short vs1, vs2;
extern vector int vi1, vi2;
 
int signedness (void)
{
    return vec_all_le (vc1, vc2) 
           && vec_all_le (vs1, vs2)
           && vec_all_le (vi1, vi2);
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.