OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [altivec-types-4.c] - Rev 338

Compare with Previous | Blame | View Log

/* { dg-do compile { target powerpc*-*-linux* } } */
/* { dg-require-effective-target ilp32 } */
/* { dg-require-effective-target powerpc_altivec_ok } */
/* { dg-options "-maltivec -mno-warn-altivec-long" } */
 
/* These should not get warnings for 32-bit code when the warning is
   disabled.  */
 
__vector long vl;
__vector unsigned long vul;
__vector signed long vsl;
__vector __bool long int vbli;
__vector long int vli;
__vector unsigned long int vuli;
__vector signed long int vsli;
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.