OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [asm-es-1.c] - Rev 322

Go to most recent revision | Compare with Previous | Blame | View Log

/* { dg-do run } */
/* { dg-options "-O2" } */
 
static inline void __attribute__((always_inline))
f1 (void)
{
  long unused;
  asm volatile ("" : "=es" (unused) :: "memory");
}
 
static void __attribute__((noinline))
f2 (long *val)
{
  *val = 0x1234;
}
 
static long __attribute__((noinline))
test (void)
{
  f1 ();
  {
    long val;
    f2 (&val);
    return val;
  }
}
 
int
main (void)
{
  return test () != 0x1234;
}
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.