OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [asm-es-2.c] - Rev 338

Compare with Previous | Blame | View Log

/* { dg-options "-O2" } */
void
f1 (int *p, int x)
{
  asm ("asm1 %0" : "=es" (p[x]));
}
 
void
f2 (int *p)
{
  while (1)
    {
      p += 4;
      asm ("asm2%U0 %0" : "=m" (*p));
    }
}
 
void
f3 (int *p)
{
  while (1)
    {
      p += 4;
      asm ("asm3%U0 %0" : "=es" (*p));
    }
}
 
void
f4 (int *p)
{
  asm ("asm4 %0" : "=es" (p[100]));
}
 
/* { dg-final { scan-assembler "asm1 3,4" } } */
/* { dg-final { scan-assembler "asm2u 16\\(3\\)" } } */
/* { dg-final { scan-assembler "asm3 0\\(3\\)" } } */
/* { dg-final { scan-assembler "asm4 400\\(3\\)" } } */
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.