OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [testsuite/] [g++.dg/] [ext/] [altivec-cell-3.C] - Rev 384

Compare with Previous | Blame | View Log

/* { dg-do run { target { powerpc*-*-* && vmx_hw } } } */
/* { dg-do compile { target { powerpc*-*-* && { ! vmx_hw } } } } */
/* { dg-require-effective-target powerpc_altivec_ok } */
/* { dg-options "-maltivec" } */
/* Test the vec_splats and vec_promote VMX intrinsics.  */
#include <altivec.h>
    
extern "C" void abort (void);
        
vector int a = {0, 0, 0, 0};
int main1(int t) __attribute__((noinline));
int main1(int t)
{ 
  int i;
  vector int b = vec_splats(0);
  if (__builtin_memcmp (&a, &b, sizeof(vector int)))
    abort ();
  
  b = vec_splats(t);
  if (__builtin_memcmp (&a, &b, sizeof(vector int)))
    abort ();
  
  b = vec_promote(0, 1);
  if (vec_extract (b, 1) != 0)
    abort ();
  
  b = vec_promote(t, t);
  if (vec_extract (b, t) != 0)
    abort ();
  
  return 0;
} 
    
int main(void)
{ 
  return main1 (0);
}

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.