OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [testsuite/] [gcc.dg/] [vect/] [vect-strided-store-a-u8-i2.c] - Rev 384

Compare with Previous | Blame | View Log

/* { dg-require-effective-target vect_int } */
 
#include <stdarg.h>
#include "tree-vect.h"
 
#define N 64 
 
typedef struct {
   unsigned char a;
   unsigned char b;
} s;
 
__attribute__ ((noinline)) int
main1 ()
{
  s arr[N];
  s *ptr = arr;
  s res[N];
  int i;
  unsigned char a[N], b[N];
 
 
  for (i = 0; i < N; i++)
    {
      a[i] = i;
      b[i] = i * 2;
      if (i%3 == 0)
        a[i] = 10; 
    }
 
  for (i = 0; i < N; i++)
    {
      res[i].a = a[i] + 3;
      res[i].b = a[i] + b[i];
      ptr++;
    }
 
  /* check results:  */
  for (i = 0; i < N; i++)
    {
      if (res[i].a != a[i] + 3
          || res[i].b != a[i] + b[i])
        abort ();
    }
 
  return 0;
}
 
int main (void)
{
  check_vect ();
 
  main1 ();
 
  return 0;
}
 
/* { dg-final { scan-tree-dump-times "vectorized 1 loops" 1 "vect"  { target { vect_interleave } } } } */
/* { dg-final { cleanup-tree-dump "vect" } } */
 
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.