URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Subversion Repositories openrisc_2011-10-31
[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [testsuite/] [gcc.target/] [mips/] [r10k-cache-barrier-2.c] - Rev 384
Compare with Previous | Blame | View Log
/* { dg-options "-O2 -mabi=64 -mr10k-cache-barrier=store" } */ /* Test that stores to constant cached addresses are protected by cache barriers. */ #define TEST(ADDR) \ NOMIPS16 void \ test_##ADDR (int n) \ { \ *(volatile int *) (0x##ADDR##UL) = 1; \ } TEST (8ffffffffffffffc) TEST (9000010000000000) TEST (91fffffffffffffc) TEST (9200010000000000) TEST (93fffffffffffffc) TEST (9500010000000000) TEST (95fffffffffffffc) TEST (9600010000000000) TEST (b7fffffffffffffc) TEST (b800010000000000) TEST (b9fffffffffffffc) TEST (ba00010000000000) TEST (bbfffffffffffffc) TEST (bc00010000000000) TEST (bdfffffffffffffc) TEST (be00010000000000) TEST (ffffffff9ffffffc) TEST (ffffffffc0000000) /* { dg-final { scan-assembler-times "\tcache\t" 18 } } */