OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [altivec-15.c] - Rev 384

Compare with Previous | Blame | View Log

/* { dg-do compile { target powerpc*-*-* } } */
/* { dg-require-effective-target powerpc_altivec_ok } */
/* { dg-options "-maltivec" } */
 
#include <altivec.h>
 
/* Test whether the C front-end is not excessively picky about
   the integral types and literals that AltiVec instrinsics will
   accept.  */
 
vector int vi = { 1, 2, 3, 4 };
 
int
main (void)
{
    unsigned long ul = 2;
    signed long sl = 2;
    unsigned int ui = 2;
    signed int si = 2;
    float fl = 2.0;
 
    vec_dst (&vi, ul, '\0');
    vec_dst (&vi, sl, 0);
    vec_dst (&vi, ui, '\0');
    vec_dst (&vi, si, 0);
    vec_dstst (&vi, (short)fl, '\0');
 
    return 0;
}
 
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.