URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc3/] [gcc/] [testsuite/] [gcc.target/] [i386/] [ssetype-5.c] - Rev 318
Go to most recent revision | Compare with Previous | Blame | View Log
/* { dg-do compile } */ /* This test checks for absolute memory operands. */ /* { dg-require-effective-target nonpic } */ /* { dg-require-effective-target sse2 } */ /* { dg-options "-O2 -msse2 -march=k8" } */ /* { dg-final { scan-assembler "pand\[^\\n\]*magic" } } */ /* { dg-final { scan-assembler "pandn\[^\\n\]*magic" } } */ /* { dg-final { scan-assembler "pxor\[^\\n\]*magic" } } */ /* { dg-final { scan-assembler "por\[^\\n\]*magic" } } */ /* { dg-final { scan-assembler "movdqa" } } */ /* { dg-final { scan-assembler-not "movaps\[^\\n\]*magic" } } */ /* Verify that we generate proper instruction with memory operand. */ #include <xmmintrin.h> static __m128i magic_a, magic_b; __m128i t1(void) { return _mm_and_si128 (magic_a,magic_b); } __m128i t2(void) { return _mm_andnot_si128 (magic_a,magic_b); } __m128i t3(void) { return _mm_or_si128 (magic_a,magic_b); } __m128i t4(void) { return _mm_xor_si128 (magic_a,magic_b); }
Go to most recent revision | Compare with Previous | Blame | View Log