URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc4/] [libgcc/] [config/] [lm32/] [_udivsi3.c] - Rev 594
Go to most recent revision | Compare with Previous | Blame | View Log
/* _udivsi3 for Lattice Mico32. Contributed by Jon Beniston <jon@beniston.com> Copyright (C) 2009 Free Software Foundation, Inc. This file is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 3, or (at your option) any later version. This file is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. Under Section 7 of GPL version 3, you are granted additional permissions described in the GCC Runtime Library Exception, version 3.1, as published by the Free Software Foundation. You should have received a copy of the GNU General Public License and a copy of the GCC Runtime Library Exception along with this program; see the files COPYING3 and COPYING.RUNTIME respectively. If not, see <http://www.gnu.org/licenses/>. */ #include "libgcc_lm32.h" /* Unsigned integer division. */ USItype __udivsi3 (USItype a, USItype b) { if (b == 0) { /* Raise divide by zero exception. */ int eba, sr; /* Save interrupt enable. */ __asm__ __volatile__ ("rcsr %0, IE":"=r" (sr)); sr = (sr & 1) << 1; __asm__ __volatile__ ("wcsr IE, %0"::"r" (sr)); /* Branch to exception handler. */ __asm__ __volatile__ ("rcsr %0, EBA":"=r" (eba)); eba += 32 * 5; __asm__ __volatile__ ("mv ea, ra"); __asm__ __volatile__ ("b %0"::"r" (eba)); __builtin_unreachable (); } return __udivmodsi4 (a, b, 0); }
Go to most recent revision | Compare with Previous | Blame | View Log