OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gdb-6.8/] [pre-binutils-2.20.1-sync/] [sim/] [testsuite/] [sim/] [frv/] [stqu.cgs] - Rev 223

Compare with Previous | Blame | View Log

# frv testcase for stqu $GRk,@($GRi,$GRj)
# mach: frv
# as(frv): -mcpu=frv

        .include "testutils.inc"

        start

        .global stqu
stqu:
        set_mem_limmed  0xbeef,0xdead,sp
        inc_gr_immed    -4,sp
        set_mem_limmed  0xdead,0xbeef,sp
        inc_gr_immed    -4,sp
        set_mem_limmed  0xdead,0xdead,sp
        inc_gr_immed    -4,sp
        set_mem_limmed  0xbeef,0xbeef,sp
        set_gr_gr       sp,gr20
        inc_gr_immed    -4,sp
        set_gr_immed    4,gr7
        set_gr_limmed   0xbeef,0xdead,gr8
        set_gr_limmed   0xdead,0xbeef,gr9
        set_gr_limmed   0xdead,0xdead,gr10
        set_gr_limmed   0xbeef,0xbeef,gr11
        stqu            gr8,@(sp,gr7)
        test_gr_gr      sp,gr20
        test_mem_limmed 0xbeef,0xdead,sp
        inc_gr_immed    4,sp
        test_mem_limmed 0xdead,0xbeef,sp
        inc_gr_immed    4,sp
        test_mem_limmed 0xdead,0xdead,sp
        inc_gr_immed    4,sp
        test_mem_limmed 0xbeef,0xbeef,sp

        pass

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.