OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gdb-6.8/] [pre-binutils-2.20.1-sync/] [sim/] [testsuite/] [sim/] [m32r/] [mvfaclo.cgs] - Rev 157

Go to most recent revision | Compare with Previous | Blame | View Log

# m32r testcase for mvfaclo $dr
# mach(): m32r m32rx

        .include "testutils.inc"

        start

        .global mvfaclo
mvfaclo:
        mvi_h_accum0 0x11223344, 0x55667788
        mvi_h_gr r4, 0

        mvfaclo r4

        test_h_gr r4, 0x55667788

        pass

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.