URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [tags/] [gnu-src/] [gdb-7.2/] [gdb-7.2-or32-1.0rc1/] [sim/] [testsuite/] [sim/] [arm/] [rsb.cgs] - Rev 330
Go to most recent revision | Compare with Previous | Blame | View Log
# arm testcase for rsb$cond${set-cc?} $rd,$rn,$imm12
# mach: unfinished
.include "testutils.inc"
start
.global rsb_imm
rsb_imm:
rsb00 pc,pc,0
pass
# arm testcase for rsb$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftimm}
# mach: unfinished
.include "testutils.inc"
start
.global rsb_reg_imm_shift
rsb_reg_imm_shift:
rsb00 pc,pc,pc,lsl 0
pass
# arm testcase for rsb$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftreg}
# mach: unfinished
.include "testutils.inc"
start
.global rsb_reg_reg_shift
rsb_reg_reg_shift:
rsb00 pc,pc,pc,lsl pc
pass
Go to most recent revision | Compare with Previous | Blame | View Log