URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Subversion Repositories openrisc_2011-10-31
[/] [openrisc/] [tags/] [gnu-src/] [gdb-7.2/] [gdb-7.2-or32-1.0rc1/] [sim/] [testsuite/] [sim/] [m32r/] [lduh.cgs] - Rev 341
Compare with Previous | Blame | View Log
# m32r testcase for lduh $dr,@$sr
# mach(): m32r m32rx
.include "testutils.inc"
start
.global lduh
lduh:
mvaddr_h_gr r4, data_loc
mvi_h_gr r5, 0
lduh r5, @r4
test_h_gr r5, 0x8010 ; big endian processor
pass
data_loc:
.word 0x8010f020
pass