URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [tags/] [gnu-src/] [gdb-7.2/] [gdb-7.2-or32-1.0rc1/] [sim/] [testsuite/] [sim/] [m32r/] [stb.cgs] - Rev 341
Compare with Previous | Blame | View Log
# m32r testcase for stb $src1,@$src2
# mach(): m32r m32rx
.include "testutils.inc"
start
.global stb
stb:
mvaddr_h_gr r4, data_loc
mvi_h_gr r5, 0x1234
stb r5, @r4
ld r4, @r4
test_h_gr r4, 0x34000000 ; big endian processor
pass
data_loc:
.word 0