URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [tags/] [gnu-src/] [gdb-7.2/] [gdb-7.2-or32-1.0rc1/] [sim/] [testsuite/] [sim/] [m32r/] [unlock.cgs] - Rev 330
Go to most recent revision | Compare with Previous | Blame | View Log
# m32r testcase for unlock $src1,@$src2
# mach(): m32r m32rx
.include "testutils.inc"
start
.global unlock
unlock:
mvaddr_h_gr r4, data_loc
mvi_h_gr r5, 1
lock r5, @r4
mvi_h_gr r5, 2
unlock r5, @r4
ld r6, @r4
test_h_gr r6, 2
mvi_h_gr r5, 0
unlock r5, @r4 ; This should be a nop since the processor should be unlocked.
ld r6, @r4
test_h_gr r6, 2
pass
data_loc:
.word 0
Go to most recent revision | Compare with Previous | Blame | View Log