URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [tags/] [gnu-src/] [gdb-7.2/] [gdb-7.2-or32-1.0rc3/] [sim/] [testsuite/] [sim/] [m32r/] [lock.cgs] - Rev 513
Compare with Previous | Blame | View Log
# m32r testcase for lock $dr,@$sr
# mach(): m32r m32rx
.include "testutils.inc"
start
.global lock
lock:
mvaddr_h_gr r4, data_loc
mvi_h_gr r5, 0
lock r5, @r4
test_h_gr r5, 0x12345678
; There is no way to test the lock bit
unlock r5, @r4 ; Unlock the processor
pass
data_loc:
.word 0x12345678