OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [newlib-1.18.0/] [newlib-1.18.0-or32-1.0rc1/] [newlib/] [libc/] [machine/] [h8300/] [reg_memset.S] - Rev 802

Go to most recent revision | Compare with Previous | Blame | View Log

#include "setarch.h"

#include "defines.h"

        ; dst A0
        ; src A1
        ; len A2

        .global ___reg_memset
___reg_memset:
        MOVP    A0P,A3P
        MOVP    A2P,A2P
        beq     noset

memloop:
        mov.b   A1L,@A0P
#ifdef __NORMAL_MODE__
        add     #1,A0P
        sub     #1,A2P
#else
        adds    #1,A0P
        subs    #1,A2P
#endif
        MOVP    A2P,A2P
        bne     memloop

noset:
        MOVP    A3P,A0P
        rts

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.