OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [bootloaders/] [orpmon/] [ChangeLog] - Rev 463

Go to most recent revision | Compare with Previous | Blame | View Log

2011-01-07  Julius Baxter  <julius@opencores.org>
        * ChangeLog: Created
        * include/board.h: IP config 3 changes
        * reset.s: Remove flash boot options and early relocation boot code.
        Added BSS clearing code.
        * flash_reset.S: Added, containing all flash boot code.
        * config.mk: Added different optimization options (all commented out)
        * ram.ld: Add BSS symbols to help clearing.

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.