URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [config/] [alpha/] [alpha.opt] - Rev 709
Compare with Previous | Blame | View Log
; Options for the DEC Alpha port of the compiler;; Copyright (C) 2005, 2007 Free Software Foundation, Inc.;; This file is part of GCC.;; GCC is free software; you can redistribute it and/or modify it under; the terms of the GNU General Public License as published by the Free; Software Foundation; either version 3, or (at your option) any later; version.;; GCC is distributed in the hope that it will be useful, but WITHOUT; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY; or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public; License for more details.;; You should have received a copy of the GNU General Public License; along with GCC; see the file COPYING3. If not see; <http://www.gnu.org/licenses/>.msoft-floatTarget Report Mask(SOFT_FP)Do not use hardware fpmfp-regsTarget Report Mask(FPREGS)Use fp registersmgasTarget RejectNegative Mask(GAS)Assume GASmalpha-asTarget RejectNegative InverseMask(GAS)Do not assume GASmieee-conformantTarget RejectNegative Mask(IEEE_CONFORMANT)Request IEEE-conformant math library routines (OSF/1)mieeeTarget Report RejectNegative Mask(IEEE)Emit IEEE-conformant code, without inexact exceptionsmieee-with-inexactTarget Report RejectNegative Mask(IEEE_WITH_INEXACT)mbuild-constantsTarget Report Mask(BUILD_CONSTANTS)Do not emit complex integer constants to read-only memorymfloat-vaxTarget Report RejectNegative Mask(FLOAT_VAX)Use VAX fpmfloat-ieeeTarget Report RejectNegative InverseMask(FLOAT_VAX)Do not use VAX fpmbwxTarget Report Mask(BWX)Emit code for the byte/word ISA extensionmmaxTarget Report Mask(MAX)Emit code for the motion video ISA extensionmfixTarget Report Mask(FIX)Emit code for the fp move and sqrt ISA extensionmcixTarget Report Mask(CIX)Emit code for the counting ISA extensionmexplicit-relocsTarget Report Mask(EXPLICIT_RELOCS)Emit code using explicit relocation directivesmsmall-dataTarget Report RejectNegative Mask(SMALL_DATA)Emit 16-bit relocations to the small data areasmlarge-dataTarget Report RejectNegative InverseMask(SMALL_DATA)Emit 32-bit relocations to the small data areasmsmall-textTarget Report RejectNegative Mask(SMALL_TEXT)Emit direct branches to local functionsmlarge-textTarget Report RejectNegative InverseMask(SMALL_TEXT)Emit indirect branches to local functionsmtls-kernelTarget Report Mask(TLS_KERNEL)Emit rdval instead of rduniq for thread pointermlong-double-128Target Report RejectNegative Mask(LONG_DOUBLE_128)Use 128-bit long doublemlong-double-64Target Report RejectNegative InverseMask(LONG_DOUBLE_128)Use 64-bit long doublemcpu=Target RejectNegative Joined Var(alpha_cpu_string)Use features of and schedule given CPUmtune=Target RejectNegative Joined Var(alpha_tune_string)Schedule given CPUmfp-rounding-mode=Target RejectNegative Joined Var(alpha_fprm_string)Control the generated fp rounding modemfp-trap-mode=Target RejectNegative Joined Var(alpha_fptm_string)Control the IEEE trap modemtrap-precision=Target RejectNegative Joined Var(alpha_tp_string)Control the precision given to fp exceptionsmmemory-latency=Target RejectNegative Joined Var(alpha_mlat_string)Tune expected memory latencymtls-size=Target RejectNegative Joined UInteger Var(alpha_tls_size) Init(32)Specify bit size of immediate TLS offsets
