URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [config/] [mep/] [mep.opt] - Rev 709
Compare with Previous | Blame | View Log
; Target specific command line options for the MEP port of the compiler.; Copyright (C) 2005, 2007, 2009, 2010, 2011 Free Software Foundation, Inc.; Contributed by Red Hat Inc.;; GCC is free software; you can redistribute it and/or modify it under; the terms of the GNU General Public License as published by the Free; Software Foundation; either version 3, or (at your option) any later; version.;; GCC is distributed in the hope that it will be useful, but WITHOUT ANY; WARRANTY; without even the implied warranty of MERCHANTABILITY or; FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License; for more details.;; You should have received a copy of the GNU General Public License; along with GCC; see the file COPYING3. If not see; <http://www.gnu.org/licenses/>. */Mask(IVC2)mabsdiffTarget Mask(OPT_ABSDIFF)Enable absolute difference instructionsmall-optsTarget RejectNegativeEnable all optional instructionsmaverageTarget Mask(OPT_AVERAGE)Enable average instructionsmbased=Target Joined Var(mep_based_cutoff) RejectNegative UInteger Init(0)Variables this size and smaller go in the based section. (default 0)mbitopsTarget Mask(OPT_BITOPS)Enable bit manipulation instructionsmc=Target Joined Var(mep_const_section) RejectNegativeSection to put all const variables in (tiny, near, far) (no default)mclipTarget Mask(OPT_CLIP)Enable clip instructionsmconfig=Target Joined Var(mep_config_string) RejectNegativeConfiguration namemcopTarget Mask(COP)Enable MeP Coprocessormcop32Target Mask(COP) MaskExists RejectNegativeEnable MeP Coprocessor with 32-bit registersmcop64Target Mask(64BIT_CR_REGS) RejectNegativeEnable MeP Coprocessor with 64-bit registersmivc2Target RejectNegative Var(mep_deferred_options) DeferEnable IVC2 schedulingmdcTarget Mask(DC) RejectNegativeConst variables default to the near sectionmdebugTarget Disabled UndocumentedmdivTarget Mask(OPT_DIV)Enable 32-bit divide instructionsmebTarget InverseMask(LITTLE_ENDIAN) RejectNegativeUse big-endian byte ordermelTarget Mask(LITTLE_ENDIAN) RejectNegativeUse little-endian byte ordermfarDriver RejectNegativemio-volatileTarget Mask(IO_VOLATILE)__io vars are volatile by defaultmlTarget Mask(L) RejectNegativeAll variables default to the far sectionmleadzTarget Mask(OPT_LEADZ)Enable leading zero instructionsmlibraryTarget Mask(LIBRARY) RejectNegative UndocumentedmmTarget Mask(M) RejectNegativeAll variables default to the near sectionmminmaxTarget Mask(OPT_MINMAX)Enable min/max instructionsmmultTarget Mask(OPT_MULT)Enable 32-bit multiply instructionsmno-optsTarget RejectNegativeDisable all optional instructionsmrand-tpgpTarget Mask(RAND_TPGP) RejectNegative UndocumentedmrepeatTarget Mask(OPT_REPEAT)Allow gcc to use the repeat/erepeat instructionsmsTarget Mask(S) RejectNegativeAll variables default to the tiny sectionmsaturTarget Mask(OPT_SATUR)Enable saturation instructionsmsdramTargetUse sdram version of runtimemsimTarget RejectNegativeUse simulator runtimemsimnovecTarget RejectNegativeUse simulator runtime without vectorsmtfTarget Mask(TF) RejectNegativeAll functions default to the far sectionmtiny=Target Joined Var(mep_tiny_cutoff) RejectNegative UInteger Init(4)Variables this size and smaller go in the tiny section. (default 4)mvl32Target InverseMask(OPT_VL64) Undocumented RejectNegativemvl64Target Mask(OPT_VL64) Undocumented RejectNegativemvliwTarget Mask(VLIW) Undocumented
