URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [config/] [rs6000/] [rs6000-cpus.def] - Rev 709
Compare with Previous | Blame | View Log
/* IBM RS/6000 CPU names..Copyright (C) 1991, 1993, 1994, 1995, 1996, 1997, 1998, 1999,2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011Free Software Foundation, Inc.Contributed by Richard Kenner (kenner@vlsi1.ultra.nyu.edu)This file is part of GCC.GCC is free software; you can redistribute it and/or modify itunder the terms of the GNU General Public License as publishedby the Free Software Foundation; either version 3, or (at youroption) any later version.GCC is distributed in the hope that it will be useful, but WITHOUTANY WARRANTY; without even the implied warranty of MERCHANTABILITYor FITNESS FOR A PARTICULAR PURPOSE. See the GNU General PublicLicense for more details.You should have received a copy of the GNU General Public Licensealong with GCC; see the file COPYING3. If not see<http://www.gnu.org/licenses/>. *//* This table occasionally claims that a processor does not support aparticular feature even though it does, but the feature is slower than thealternative. Thus, it shouldn't be relied on as a complete description ofthe processor's support.Please keep this list in order, and don't forget to update the documentationin invoke.texi when adding a new processor or flag.Before including this file, define a macro:RS6000_CPU (NAME, CPU, FLAGS)where the arguments are the fields of struct rs6000_ptt. */RS6000_CPU ("401", PROCESSOR_PPC403, POWERPC_BASE_MASK | MASK_SOFT_FLOAT)RS6000_CPU ("403", PROCESSOR_PPC403,POWERPC_BASE_MASK | MASK_SOFT_FLOAT | MASK_STRICT_ALIGN)RS6000_CPU ("405", PROCESSOR_PPC405,POWERPC_BASE_MASK | MASK_SOFT_FLOAT | MASK_MULHW | MASK_DLMZB)RS6000_CPU ("405fp", PROCESSOR_PPC405,POWERPC_BASE_MASK | MASK_MULHW | MASK_DLMZB)RS6000_CPU ("440", PROCESSOR_PPC440,POWERPC_BASE_MASK | MASK_SOFT_FLOAT | MASK_MULHW | MASK_DLMZB)RS6000_CPU ("440fp", PROCESSOR_PPC440,POWERPC_BASE_MASK | MASK_MULHW | MASK_DLMZB)RS6000_CPU ("464", PROCESSOR_PPC440,POWERPC_BASE_MASK | MASK_SOFT_FLOAT | MASK_MULHW | MASK_DLMZB)RS6000_CPU ("464fp", PROCESSOR_PPC440,POWERPC_BASE_MASK | MASK_MULHW | MASK_DLMZB)RS6000_CPU ("476", PROCESSOR_PPC476,POWERPC_BASE_MASK | MASK_SOFT_FLOAT | MASK_PPC_GFXOPT | MASK_MFCRF| MASK_POPCNTB | MASK_FPRND | MASK_CMPB | MASK_MULHW | MASK_DLMZB)RS6000_CPU ("476fp", PROCESSOR_PPC476,POWERPC_BASE_MASK | MASK_PPC_GFXOPT | MASK_MFCRF | MASK_POPCNTB| MASK_FPRND | MASK_CMPB | MASK_MULHW | MASK_DLMZB)RS6000_CPU ("505", PROCESSOR_MPCCORE, POWERPC_BASE_MASK)RS6000_CPU ("601", PROCESSOR_PPC601,MASK_POWER | POWERPC_BASE_MASK | MASK_MULTIPLE | MASK_STRING)RS6000_CPU ("602", PROCESSOR_PPC603, POWERPC_BASE_MASK | MASK_PPC_GFXOPT)RS6000_CPU ("603", PROCESSOR_PPC603, POWERPC_BASE_MASK | MASK_PPC_GFXOPT)RS6000_CPU ("603e", PROCESSOR_PPC603, POWERPC_BASE_MASK | MASK_PPC_GFXOPT)RS6000_CPU ("604", PROCESSOR_PPC604, POWERPC_BASE_MASK | MASK_PPC_GFXOPT)RS6000_CPU ("604e", PROCESSOR_PPC604e, POWERPC_BASE_MASK | MASK_PPC_GFXOPT)RS6000_CPU ("620", PROCESSOR_PPC620,POWERPC_BASE_MASK | MASK_PPC_GFXOPT | MASK_POWERPC64)RS6000_CPU ("630", PROCESSOR_PPC630,POWERPC_BASE_MASK | MASK_PPC_GFXOPT | MASK_POWERPC64)RS6000_CPU ("740", PROCESSOR_PPC750, POWERPC_BASE_MASK | MASK_PPC_GFXOPT)RS6000_CPU ("7400", PROCESSOR_PPC7400, POWERPC_7400_MASK)RS6000_CPU ("7450", PROCESSOR_PPC7450, POWERPC_7400_MASK)RS6000_CPU ("750", PROCESSOR_PPC750, POWERPC_BASE_MASK | MASK_PPC_GFXOPT)RS6000_CPU ("801", PROCESSOR_MPCCORE, POWERPC_BASE_MASK | MASK_SOFT_FLOAT)RS6000_CPU ("821", PROCESSOR_MPCCORE, POWERPC_BASE_MASK | MASK_SOFT_FLOAT)RS6000_CPU ("823", PROCESSOR_MPCCORE, POWERPC_BASE_MASK | MASK_SOFT_FLOAT)RS6000_CPU ("8540", PROCESSOR_PPC8540, POWERPC_BASE_MASK | MASK_STRICT_ALIGN| MASK_ISEL)/* 8548 has a dummy entry for now. */RS6000_CPU ("8548", PROCESSOR_PPC8540, POWERPC_BASE_MASK | MASK_STRICT_ALIGN| MASK_ISEL)RS6000_CPU ("a2", PROCESSOR_PPCA2,POWERPC_BASE_MASK | MASK_PPC_GFXOPT | MASK_POWERPC64 | MASK_POPCNTB| MASK_CMPB | MASK_NO_UPDATE)RS6000_CPU ("e300c2", PROCESSOR_PPCE300C2, POWERPC_BASE_MASK | MASK_SOFT_FLOAT)RS6000_CPU ("e300c3", PROCESSOR_PPCE300C3, POWERPC_BASE_MASK)RS6000_CPU ("e500mc", PROCESSOR_PPCE500MC, POWERPC_BASE_MASK | MASK_PPC_GFXOPT| MASK_ISEL)RS6000_CPU ("e500mc64", PROCESSOR_PPCE500MC64,POWERPC_BASE_MASK | MASK_POWERPC64 | MASK_PPC_GFXOPT | MASK_ISEL)RS6000_CPU ("860", PROCESSOR_MPCCORE, POWERPC_BASE_MASK | MASK_SOFT_FLOAT)RS6000_CPU ("970", PROCESSOR_POWER4,POWERPC_7400_MASK | MASK_PPC_GPOPT | MASK_MFCRF | MASK_POWERPC64)RS6000_CPU ("cell", PROCESSOR_CELL,POWERPC_7400_MASK | MASK_PPC_GPOPT | MASK_MFCRF | MASK_POWERPC64)RS6000_CPU ("common", PROCESSOR_COMMON, MASK_NEW_MNEMONICS)RS6000_CPU ("ec603e", PROCESSOR_PPC603, POWERPC_BASE_MASK | MASK_SOFT_FLOAT)RS6000_CPU ("G3", PROCESSOR_PPC750, POWERPC_BASE_MASK | MASK_PPC_GFXOPT)RS6000_CPU ("G4", PROCESSOR_PPC7450, POWERPC_7400_MASK)RS6000_CPU ("G5", PROCESSOR_POWER4,POWERPC_7400_MASK | MASK_PPC_GPOPT | MASK_MFCRF | MASK_POWERPC64)RS6000_CPU ("titan", PROCESSOR_TITAN,POWERPC_BASE_MASK | MASK_MULHW | MASK_DLMZB)RS6000_CPU ("power", PROCESSOR_POWER, MASK_POWER | MASK_MULTIPLE | MASK_STRING)RS6000_CPU ("power2", PROCESSOR_POWER,MASK_POWER | MASK_POWER2 | MASK_MULTIPLE | MASK_STRING)RS6000_CPU ("power3", PROCESSOR_PPC630,POWERPC_BASE_MASK | MASK_PPC_GFXOPT | MASK_POWERPC64)RS6000_CPU ("power4", PROCESSOR_POWER4,POWERPC_BASE_MASK | MASK_POWERPC64 | MASK_PPC_GPOPT| MASK_PPC_GFXOPT | MASK_MFCRF)RS6000_CPU ("power5", PROCESSOR_POWER5,POWERPC_BASE_MASK | MASK_POWERPC64 | MASK_PPC_GPOPT| MASK_PPC_GFXOPT | MASK_MFCRF | MASK_POPCNTB)RS6000_CPU ("power5+", PROCESSOR_POWER5,POWERPC_BASE_MASK | MASK_POWERPC64 | MASK_PPC_GPOPT| MASK_PPC_GFXOPT | MASK_MFCRF | MASK_POPCNTB | MASK_FPRND)RS6000_CPU ("power6", PROCESSOR_POWER6,POWERPC_BASE_MASK | MASK_POWERPC64 | MASK_PPC_GPOPT| MASK_PPC_GFXOPT | MASK_MFCRF | MASK_POPCNTB | MASK_FPRND| MASK_CMPB | MASK_DFP | MASK_RECIP_PRECISION)RS6000_CPU ("power6x", PROCESSOR_POWER6,POWERPC_BASE_MASK | MASK_POWERPC64 | MASK_PPC_GPOPT| MASK_PPC_GFXOPT | MASK_MFCRF | MASK_POPCNTB | MASK_FPRND| MASK_CMPB | MASK_DFP | MASK_MFPGPR | MASK_RECIP_PRECISION)RS6000_CPU ("power7", PROCESSOR_POWER7, /* Don't add MASK_ISEL by default */POWERPC_7400_MASK | MASK_POWERPC64 | MASK_PPC_GPOPT | MASK_MFCRF| MASK_POPCNTB | MASK_FPRND | MASK_CMPB | MASK_DFP | MASK_POPCNTD| MASK_VSX | MASK_RECIP_PRECISION)RS6000_CPU ("powerpc", PROCESSOR_POWERPC, POWERPC_BASE_MASK)RS6000_CPU ("powerpc64", PROCESSOR_POWERPC64,POWERPC_BASE_MASK | MASK_PPC_GFXOPT | MASK_POWERPC64)RS6000_CPU ("rios", PROCESSOR_RIOS1, MASK_POWER | MASK_MULTIPLE | MASK_STRING)RS6000_CPU ("rios1", PROCESSOR_RIOS1, MASK_POWER | MASK_MULTIPLE | MASK_STRING)RS6000_CPU ("rios2", PROCESSOR_RIOS2,MASK_POWER | MASK_POWER2 | MASK_MULTIPLE | MASK_STRING)RS6000_CPU ("rsc", PROCESSOR_PPC601, MASK_POWER | MASK_MULTIPLE | MASK_STRING)RS6000_CPU ("rsc1", PROCESSOR_PPC601, MASK_POWER | MASK_MULTIPLE | MASK_STRING)RS6000_CPU ("rs64", PROCESSOR_RS64A,POWERPC_BASE_MASK | MASK_PPC_GFXOPT | MASK_POWERPC64)
