OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [config/] [rs6000/] [sysv4le.h] - Rev 717

Go to most recent revision | Compare with Previous | Blame | View Log

/* Target definitions for GCC for a little endian PowerPC
   running System V.4
   Copyright (C) 1995, 2000, 2003, 2007 Free Software Foundation, Inc.
   Contributed by Cygnus Support.
 
   This file is part of GCC.
 
   GCC is free software; you can redistribute it and/or modify it
   under the terms of the GNU General Public License as published
   by the Free Software Foundation; either version 3, or (at your
   option) any later version.
 
   GCC is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
   License for more details.
 
   You should have received a copy of the GNU General Public License
   along with GCC; see the file COPYING3.  If not see
   <http://www.gnu.org/licenses/>.  */
 
#undef  TARGET_DEFAULT
#define TARGET_DEFAULT (MASK_POWERPC | MASK_NEW_MNEMONICS | MASK_LITTLE_ENDIAN)
 
#undef	CC1_ENDIAN_DEFAULT_SPEC
#define	CC1_ENDIAN_DEFAULT_SPEC "%(cc1_endian_little)"
 
#undef	LINK_TARGET_SPEC
#define	LINK_TARGET_SPEC "\
%{mbig: --oformat elf32-powerpc } %{mbig-endian: --oformat elf32-powerpc } \
%{!mlittle: %{!mlittle-endian: %{!mbig: %{!mbig-endian: \
    %{mcall-linux: --oformat elf32-powerpc} \
  }}}}"
 
#undef	MULTILIB_DEFAULTS
#define	MULTILIB_DEFAULTS { "mlittle", "mcall-sysv" }

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.