URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [config/] [score/] [score.md] - Rev 772
Go to most recent revision | Compare with Previous | Blame | View Log
;; Machine description for Sunplus S+CORE;; Copyright (C) 2005, 2007, 2010;; Free Software Foundation, Inc.;; Contributed by Sunnorth.;; This file is part of GCC.;; GCC is free software; you can redistribute it and/or modify;; it under the terms of the GNU General Public License as published by;; the Free Software Foundation; either version 3, or (at your option);; any later version.;; GCC is distributed in the hope that it will be useful,;; but WITHOUT ANY WARRANTY; without even the implied warranty of;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the;; GNU General Public License for more details.;; You should have received a copy of the GNU General Public License;; along with GCC; see the file COPYING3. If not see;; <http://www.gnu.org/licenses/>.;;- See file "rtl.def" for documentation on define_insn, match_*, et. al.; branch conditional branch; jump unconditional jump; call unconditional call; load load instruction(s); store store instruction(s); cmp integer compare; arith integer arithmetic instruction; move data movement within same register set; const load constant; nop no operation; mul integer multiply; div integer divide; cndmv conditional moves; fce transfer from hi/lo registers; tce transfer to hi/lo registers; fsr transfer from special registers; tsr transfer to special registers(define_constants[(CC_REGNUM 33)(T_REGNUM 34)(RA_REGNUM 3)(SP_REGNUM 0)(AT_REGNUM 1)(FP_REGNUM 2)(RT_REGNUM 4)(GP_REGNUM 28)(EH_REGNUM 29)(HI_REGNUM 48)(LO_REGNUM 49)(CN_REGNUM 50)(LC_REGNUM 51)(SC_REGNUM 52)])(define_constants[(BITTST 0)(CPLOAD 1)(CPRESTORE 2)(SCB 3)(SCW 4)(SCE 5)(SCLC 6)(LCB 7)(LCW 8)(LCE 9)(SFFS 10)])(define_attr "type""unknown,branch,jump,call,load,store,cmp,arith,move,const,nop,mul,div,cndmv,fce,tce,fsr,tsr,fcr,tcr"(const_string "unknown"))(define_attr "mode" "unknown,QI,HI,SI,DI"(const_string "unknown"))(define_attr "length" "" (const_int 4))(define_attr "up_c" "yes,no"(const_string "no"))(include "constraints.md")(include "score-generic.md")(include "predicates.md")(define_expand "movqi"[(set (match_operand:QI 0 "nonimmediate_operand")(match_operand:QI 1 "general_operand"))]""{if (MEM_P (operands[0])&& !register_operand (operands[1], QImode)){operands[1] = force_reg (QImode, operands[1]);}})(define_insn "*movqi_insns_score7"[(set (match_operand:QI 0 "nonimmediate_operand" "=d,d,d,m,d,*x,d,*a")(match_operand:QI 1 "general_operand" "i,d,m,d,*x,d,*a,d"))]"(!MEM_P (operands[0]) || register_operand (operands[1], QImode))&& (TARGET_SCORE7 || TARGET_SCORE7D)"{switch (which_alternative){case 0: return score_limm (operands);case 1: return score_move (operands);case 2: return score_linsn (operands, SCORE_BYTE, false);case 3: return score_sinsn (operands, SCORE_BYTE);case 4: return TARGET_SCORE7D ? \"mf%1%S0 %0\" : \"mf%1 %0\";case 5: return TARGET_SCORE7D ? \"mt%0%S1 %1\" : \"mt%0 %1\";case 6: return \"mfsr\t%0, %1\";case 7: return \"mtsr\t%1, %0\";default: gcc_unreachable ();}}[(set_attr "type" "arith,move,load,store,fce,tce,fsr,tsr")(set_attr "mode" "QI")])(define_expand "movhi"[(set (match_operand:HI 0 "nonimmediate_operand")(match_operand:HI 1 "general_operand"))]""{if (MEM_P (operands[0])&& !register_operand (operands[1], HImode)){operands[1] = force_reg (HImode, operands[1]);}})(define_insn "*movhi_insns_score7"[(set (match_operand:HI 0 "nonimmediate_operand" "=d,d,d,m,d,*x,d,*a")(match_operand:HI 1 "general_operand" "i,d,m,d,*x,d,*a,d"))]"(!MEM_P (operands[0]) || register_operand (operands[1], HImode))&& (TARGET_SCORE7 || TARGET_SCORE7D)"{switch (which_alternative){case 0: return score_limm (operands);case 1: return score_move (operands);case 2: return score_linsn (operands, SCORE_HWORD, false);case 3: return score_sinsn (operands, SCORE_HWORD);case 4: return TARGET_SCORE7D ? \"mf%1%S0 %0\" : \"mf%1 %0\";case 5: return TARGET_SCORE7D ? \"mt%0%S1 %1\" : \"mt%0 %1\";case 6: return \"mfsr\t%0, %1\";case 7: return \"mtsr\t%1, %0\";default: gcc_unreachable ();}}[(set_attr "type" "arith,move,load,store,fce,tce,fsr,tsr")(set_attr "mode" "HI")])(define_expand "movsi"[(set (match_operand:SI 0 "nonimmediate_operand")(match_operand:SI 1 "general_operand"))]""{if (MEM_P (operands[0])&& !register_operand (operands[1], SImode)){operands[1] = force_reg (SImode, operands[1]);}})(define_insn "*movsi_insns_score7"[(set (match_operand:SI 0 "nonimmediate_operand" "=d,d,d,m,d,*x,d,*a,d,*c")(match_operand:SI 1 "general_operand" "i,d,m,d,*x,d,*a,d,*c,d"))]"(!MEM_P (operands[0]) || register_operand (operands[1], SImode))&& (TARGET_SCORE7 || TARGET_SCORE7D)"{switch (which_alternative){case 0:if (GET_CODE (operands[1]) != CONST_INT)return \"la\t%0, %1\";elsereturn score_limm (operands);case 1: return score_move (operands);case 2: return score_linsn (operands, SCORE_WORD, false);case 3: return score_sinsn (operands, SCORE_WORD);case 4: return TARGET_SCORE7D ? \"mf%1%S0 %0\" : \"mf%1 %0\";case 5: return TARGET_SCORE7D ? \"mt%0%S1 %1\" : \"mt%0 %1\";case 6: return \"mfsr\t%0, %1\";case 7: return \"mtsr\t%1, %0\";case 8: return \"mfcr\t%0, %1\";case 9: return \"mtcr\t%1, %0\";default: gcc_unreachable ();}}[(set_attr "type" "arith,move,load,store,fce,tce,fsr,tsr,fcr,tcr")(set_attr "mode" "SI")])(define_insn_and_split "movdi"[(set (match_operand:DI 0 "nonimmediate_operand" "=d,d,d,m,d,*x")(match_operand:DI 1 "general_operand" "i,d,m,d,*x,d"))]"""#""reload_completed"[(const_int 0)]{score_movdi (operands);DONE;})(define_expand "movsf"[(set (match_operand:SF 0 "nonimmediate_operand")(match_operand:SF 1 "general_operand"))]""{if (MEM_P (operands[0])&& !register_operand (operands[1], SFmode)){operands[1] = force_reg (SFmode, operands[1]);}})(define_insn "*movsf_insns_score7"[(set (match_operand:SF 0 "nonimmediate_operand" "=d,d,d,m")(match_operand:SF 1 "general_operand" "i,d,m,d"))]"(!MEM_P (operands[0]) || register_operand (operands[1], SFmode))&& (TARGET_SCORE7 || TARGET_SCORE7D)"{switch (which_alternative){case 0: return \"li\t%0, %D1\";;case 1: return score_move (operands);case 2: return score_linsn (operands, SCORE_WORD, false);case 3: return score_sinsn (operands, SCORE_WORD);default: gcc_unreachable ();}}[(set_attr "type" "arith,move,load,store")(set_attr "mode" "SI")])(define_insn_and_split "movdf"[(set (match_operand:DF 0 "nonimmediate_operand" "=d,d,d,m")(match_operand:DF 1 "general_operand" "i,d,m,d"))]"""#""reload_completed"[(const_int 0)]{score_movdi (operands);DONE;})(define_expand "addsi3"[(set (match_operand:SI 0 "score_register_operand" )(plus:SI (match_operand:SI 1 "score_register_operand")(match_operand:SI 2 "arith_operand")))]"""")(define_insn "*addsi3_score7"[(set (match_operand:SI 0 "register_operand" "=d,d,d,d")(plus:SI (match_operand:SI 1 "register_operand" "0,0,d,d")(match_operand:SI 2 "arith_operand" "I,L,N,d")))]"(TARGET_SCORE7 || TARGET_SCORE7D)"{switch (which_alternative){case 0: return \"addis\t%0, %U2\";case 1: return score_select_add_imm (operands, false);case 2: return \"addri\t%0, %1, %c2\";case 3: return score_select (operands, "add", true, "", false);default: gcc_unreachable ();}}[(set_attr "type" "arith")(set_attr "mode" "SI")])(define_insn "*addsi3_cmp_score7"[(set (reg:CC_NZ CC_REGNUM)(compare:CC_NZ (plus:SI(match_operand:SI 1 "register_operand" "0,0,d,d")(match_operand:SI 2 "arith_operand" "I,L,N,d"))(const_int 0)))(clobber (match_scratch:SI 0 "=d,d,d,d"))]"(TARGET_SCORE7 || TARGET_SCORE7D)"{switch (which_alternative){case 0: return \"addis.c\t%0, %U2\";case 1: return score_select_add_imm (operands, true);case 2: return \"addri.c\t%0, %1, %c2\";case 3: return score_select (operands, "add", true, "", true);default: gcc_unreachable ();}}[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_insn "*addsi3_ucc_score7"[(set (reg:CC_NZ CC_REGNUM)(compare:CC_NZ (plus:SI(match_operand:SI 1 "register_operand" "0,0,d,d")(match_operand:SI 2 "arith_operand" "I,L,N,d"))(const_int 0)))(set (match_operand:SI 0 "register_operand" "=d,d,d,d")(plus:SI (match_dup 1) (match_dup 2)))]"(TARGET_SCORE7 || TARGET_SCORE7D)"{switch (which_alternative){case 0: return \"addis.c\t%0, %U2\";case 1: return score_select_add_imm (operands, true);case 2: return \"addri.c\t%0, %1, %c2\";case 3: return score_select (operands, "add", true, "", true);default: gcc_unreachable ();}}[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_expand "adddi3"[(parallel[(set (match_operand:DI 0 "score_register_operand")(plus:DI (match_operand:DI 1 "score_register_operand")(match_operand:DI 2 "score_register_operand")))(clobber (reg:CC CC_REGNUM))])]"""")(define_insn "*adddi3_score7"[(set (match_operand:DI 0 "register_operand" "=e,d")(plus:DI (match_operand:DI 1 "register_operand" "0,d")(match_operand:DI 2 "register_operand" "e,d")))(clobber (reg:CC CC_REGNUM))]"(TARGET_SCORE7 || TARGET_SCORE7D)""@add! %L0, %L2\;addc! %H0, %H2add.c %L0, %L1, %L2\;addc %H0, %H1, %H2"[(set_attr "type" "arith")(set_attr "mode" "DI")])(define_expand "subsi3"[(set (match_operand:SI 0 "score_register_operand")(minus:SI (match_operand:SI 1 "score_register_operand")(match_operand:SI 2 "score_register_operand")))]"""")(define_insn "*subsi3_score7"[(set (match_operand:SI 0 "register_operand" "=d")(minus:SI (match_operand:SI 1 "register_operand" "d")(match_operand:SI 2 "register_operand" "d")))]"(TARGET_SCORE7 || TARGET_SCORE7D)"{return score_select (operands, "sub", false, "", false);}[(set_attr "type" "arith")(set_attr "mode" "SI")])(define_insn "*subsi3_cmp_score7"[(set (reg:CC_NZ CC_REGNUM)(compare:CC_NZ (minus:SI (match_operand:SI 1 "register_operand" "d")(match_operand:SI 2 "register_operand" "d"))(const_int 0)))(clobber (match_scratch:SI 0 "=d"))]"(TARGET_SCORE7 || TARGET_SCORE7D)"{return score_select (operands, "sub", false, "", true);}[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_peephole2[(set (match_operand:SI 0 "g32reg_operand" "")(minus:SI (match_operand:SI 1 "g32reg_operand" "")(match_operand:SI 2 "g32reg_operand" "")))(set (reg:CC CC_REGNUM)(compare:CC (match_dup 1) (match_dup 2)))]""[(set (reg:CC CC_REGNUM)(compare:CC (match_dup 1) (match_dup 2)))(set (match_dup 0)(minus:SI (match_dup 1) (match_dup 2)))])(define_insn "subsi3_ucc_pcmp"[(parallel[(set (reg:CC CC_REGNUM)(compare:CC (match_operand:SI 1 "score_register_operand" "d")(match_operand:SI 2 "score_register_operand" "d")))(set (match_operand:SI 0 "score_register_operand" "=d")(minus:SI (match_dup 1) (match_dup 2)))])]""{return score_select (operands, "sub", false, "", true);}[(set_attr "type" "arith")(set_attr "length" "4")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_insn "subsi3_ucc"[(set (reg:CC_NZ CC_REGNUM)(compare:CC_NZ (minus:SI (match_operand:SI 1 "score_register_operand" "d")(match_operand:SI 2 "score_register_operand" "d"))(const_int 0)))(set (match_operand:SI 0 "score_register_operand" "=d")(minus:SI (match_dup 1) (match_dup 2)))]""{return score_select (operands, "sub", false, "", true);}[(set_attr "type" "arith")(set_attr "length" "4")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_expand "subdi3"[(parallel[(set (match_operand:DI 0 "score_register_operand")(minus:DI (match_operand:DI 1 "score_register_operand")(match_operand:DI 2 "score_register_operand")))(clobber (reg:CC CC_REGNUM))])]"""")(define_insn "*subdi3_score7"[(set (match_operand:DI 0 "register_operand" "=e,d")(minus:DI (match_operand:DI 1 "register_operand" "0,d")(match_operand:DI 2 "register_operand" "e,d")))(clobber (reg:CC CC_REGNUM))]"(TARGET_SCORE7 || TARGET_SCORE7D)""@sub! %L0, %L2\;subc %H0, %H1, %H2sub.c %L0, %L1, %L2\;subc %H0, %H1, %H2"[(set_attr "type" "arith")(set_attr "mode" "DI")])(define_expand "andsi3"[(set (match_operand:SI 0 "score_register_operand")(and:SI (match_operand:SI 1 "score_register_operand")(match_operand:SI 2 "arith_operand")))]"""")(define_insn "*andsi3_score7"[(set (match_operand:SI 0 "register_operand" "=d,d,d,d")(and:SI (match_operand:SI 1 "register_operand" "0,0,d,d")(match_operand:SI 2 "arith_operand" "I,K,M,d")))]"(TARGET_SCORE7 || TARGET_SCORE7D)"{switch (which_alternative){case 0: return \"andis\t%0, %U2\";case 1: return \"andi\t%0, %c2";case 2: return \"andri\t%0, %1, %c2\";case 3: return score_select (operands, "and", true, "", false);default: gcc_unreachable ();}}[(set_attr "type" "arith")(set_attr "mode" "SI")])(define_insn "andsi3_cmp_score7"[(set (reg:CC_NZ CC_REGNUM)(compare:CC_NZ (and:SI (match_operand:SI 1 "register_operand" "0,0,0,d")(match_operand:SI 2 "arith_operand" "I,K,M,d"))(const_int 0)))(clobber (match_scratch:SI 0 "=d,d,d,d"))]"(TARGET_SCORE7 || TARGET_SCORE7D)"{switch (which_alternative){case 0: return \"andis.c\t%0, %U2\";case 1: return \"andi.c\t%0, %c2";case 2: return \"andri.c\t%0, %1, %c2\";case 3: return score_select (operands, "and", true, "", true);default: gcc_unreachable ();}}[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_insn "*andsi3_ucc_score7"[(set (reg:CC_NZ CC_REGNUM)(compare:CC_NZ (and:SI(match_operand:SI 1 "register_operand" "0,0,d,d")(match_operand:SI 2 "arith_operand" "I,K,M,d"))(const_int 0)))(set (match_operand:SI 0 "register_operand" "=d,d,d,d")(and:SI (match_dup 1) (match_dup 2)))]"(TARGET_SCORE7 || TARGET_SCORE7D)"{switch (which_alternative){case 0: return \"andis.c\t%0, %U2\";case 1: return \"andi.c\t%0, %c2";case 2: return \"andri.c\t%0, %1, %c2\";case 3: return score_select (operands, "and", true, "", true);default: gcc_unreachable ();}}[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_insn_and_split "*zero_extract_andi"[(set (reg:CC CC_REGNUM)(compare:CC (zero_extract:SI(match_operand:SI 0 "score_register_operand" "d")(match_operand:SI 1 "const_uimm5" "")(match_operand:SI 2 "const_uimm5" ""))(const_int 0)))]"""#"""[(const_int 1)]{score_zero_extract_andi (operands);DONE;})(define_expand "iorsi3"[(set (match_operand:SI 0 "score_register_operand")(ior:SI (match_operand:SI 1 "score_register_operand")(match_operand:SI 2 "arith_operand")))]"""")(define_insn "*iorsi3_score7"[(set (match_operand:SI 0 "register_operand" "=d,d,d,d")(ior:SI (match_operand:SI 1 "register_operand" "0,0,d,d")(match_operand:SI 2 "arith_operand" "I,K,M,d")))]"(TARGET_SCORE7 || TARGET_SCORE7D)"{switch (which_alternative){case 0: return \"oris\t%0, %U2\";case 1: return \"ori\t%0, %c2\";case 2: return \"orri\t%0, %1, %c2\";case 3: return score_select (operands, "or", true, "", false);default: gcc_unreachable ();}}[(set_attr "type" "arith")(set_attr "mode" "SI")])(define_insn "*iorsi3_ucc_score7"[(set (reg:CC_NZ CC_REGNUM)(compare:CC_NZ (ior:SI(match_operand:SI 1 "register_operand" "0,0,d,d")(match_operand:SI 2 "arith_operand" "I,K,M,d"))(const_int 0)))(set (match_operand:SI 0 "register_operand" "=d,d,d,d")(ior:SI (match_dup 1) (match_dup 2)))]"(TARGET_SCORE7 || TARGET_SCORE7D)"{switch (which_alternative){case 0: return \"oris.c\t%0, %U2\";case 1: return \"ori.c\t%0, %c2\";case 2: return \"orri.c\t%0, %1, %c2\";case 3: return score_select (operands, "or", true, "", true);default: gcc_unreachable ();}}[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_insn "*iorsi3_cmp_score7"[(set (reg:CC_NZ CC_REGNUM)(compare:CC_NZ (ior:SI(match_operand:SI 1 "register_operand" "0,0,d,d")(match_operand:SI 2 "arith_operand" "I,K,M,d"))(const_int 0)))(clobber (match_scratch:SI 0 "=d,d,d,d"))]"(TARGET_SCORE7 || TARGET_SCORE7D)"{switch (which_alternative){case 0: return \"oris.c\t%0, %U2\";case 1: return \"ori.c\t%0, %c2\";case 2: return \"orri.c\t%0, %1, %c2\";case 3: return score_select (operands, "or", true, "", true);default: gcc_unreachable ();}}[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_expand "xorsi3"[(set (match_operand:SI 0 "score_register_operand")(xor:SI (match_operand:SI 1 "score_register_operand")(match_operand:SI 2 "score_register_operand")))]"""")(define_insn "*xorsi3_score7"[(set (match_operand:SI 0 "register_operand" "=d")(xor:SI (match_operand:SI 1 "register_operand" "d")(match_operand:SI 2 "register_operand" "d")))]"(TARGET_SCORE7 || TARGET_SCORE7D)"{return score_select (operands, "xor", true, "", false);}[(set_attr "type" "arith")(set_attr "mode" "SI")])(define_insn "*xorsi3_ucc_score7"[(set (reg:CC_NZ CC_REGNUM)(compare:CC_NZ (xor:SI (match_operand:SI 1 "register_operand" "d")(match_operand:SI 2 "register_operand" "d"))(const_int 0)))(set (match_operand:SI 0 "register_operand" "=d")(xor:SI (match_dup 1) (match_dup 2)))]"(TARGET_SCORE7 || TARGET_SCORE7D)"{return score_select (operands, "xor", true, "", true);}[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_insn "*xorsi3_cmp_score7"[(set (reg:CC_NZ CC_REGNUM)(compare:CC_NZ (xor:SI (match_operand:SI 1 "register_operand" "d")(match_operand:SI 2 "register_operand" "d"))(const_int 0)))(clobber (match_scratch:SI 0 "=d"))]""{return score_select (operands, "xor", true, "", true);}[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_expand "extendqisi2"[(set (match_operand:SI 0 "score_register_operand")(sign_extend:SI (match_operand:QI 1 "nonimmediate_operand")))]"""")(define_insn "*extendqisi2_score7"[(set (match_operand:SI 0 "register_operand" "=d,d")(sign_extend:SI (match_operand:QI 1 "nonimmediate_operand" "d,m")))]"(TARGET_SCORE7 || TARGET_SCORE7D)"{switch (which_alternative){case 0: return \"extsb\t%0, %1\";case 1: return score_linsn (operands, SCORE_BYTE, true);default: gcc_unreachable ();}}[(set_attr "type" "arith,load")(set_attr "mode" "SI")])(define_insn "*extendqisi2_ucc_score7"[(set (reg:CC_N CC_REGNUM)(compare:CC_N (ashiftrt:SI(ashift:SI (match_operand:SI 1 "register_operand" "d")(const_int 24))(const_int 24))(const_int 0)))(set (match_operand:SI 0 "register_operand" "=d")(sign_extend:SI (match_operand:QI 2 "register_operand" "0")))]"(TARGET_SCORE7 || TARGET_SCORE7D)""extsb.c %0, %1"[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_insn "*extendqisi2_cmp_score7"[(set (reg:CC_N CC_REGNUM)(compare:CC_N (ashiftrt:SI(ashift:SI (match_operand:SI 1 "register_operand" "d")(const_int 24))(const_int 24))(const_int 0)))(clobber (match_scratch:SI 0 "=d"))]"(TARGET_SCORE7 || TARGET_SCORE7D)""extsb.c %0, %1"[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_expand "extendhisi2"[(set (match_operand:SI 0 "score_register_operand")(sign_extend:SI (match_operand:HI 1 "nonimmediate_operand")))]"""")(define_insn "*extendhisi2_score7"[(set (match_operand:SI 0 "register_operand" "=d,d")(sign_extend:SI (match_operand:HI 1 "nonimmediate_operand" "d,m")))]"(TARGET_SCORE7 || TARGET_SCORE7D)"{switch (which_alternative){case 0: return \"extsh\t%0, %1\";case 1: return score_linsn (operands, SCORE_HWORD, true);default: gcc_unreachable ();}}[(set_attr "type" "arith, load")(set_attr "mode" "SI")])(define_insn "*extendhisi2_ucc_score7"[(set (reg:CC_N CC_REGNUM)(compare:CC_N (ashiftrt:SI(ashift:SI (match_operand:SI 1 "register_operand" "d")(const_int 16))(const_int 16))(const_int 0)))(set (match_operand:SI 0 "register_operand" "=d")(sign_extend:SI (match_operand:HI 2 "register_operand" "0")))]"(TARGET_SCORE7 || TARGET_SCORE7D)""extsh.c %0, %1"[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_insn "*extendhisi2_cmp_score7"[(set (reg:CC_N CC_REGNUM)(compare:CC_N (ashiftrt:SI(ashift:SI (match_operand:SI 1 "register_operand" "d")(const_int 16))(const_int 16))(const_int 0)))(clobber (match_scratch:SI 0 "=d"))]"(TARGET_SCORE7 || TARGET_SCORE7D)""extsh.c %0, %1"[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_expand "zero_extendqisi2"[(set (match_operand:SI 0 "score_register_operand")(zero_extend:SI (match_operand:QI 1 "nonimmediate_operand")))]"""")(define_insn "*zero_extendqisi2_score7"[(set (match_operand:SI 0 "register_operand" "=d,d")(zero_extend:SI (match_operand:QI 1 "nonimmediate_operand" "d,m")))]"(TARGET_SCORE7 || TARGET_SCORE7D)"{switch (which_alternative){case 0: return \"extzb\t%0, %1\";case 1: return score_linsn (operands, SCORE_BYTE, false);default: gcc_unreachable ();}}[(set_attr "type" "arith, load")(set_attr "mode" "SI")])(define_insn "*zero_extendqisi2_ucc_score7"[(set (reg:CC_N CC_REGNUM)(compare:CC_N (lshiftrt:SI(ashift:SI (match_operand:SI 1 "register_operand" "d")(const_int 24))(const_int 24))(const_int 0)))(set (match_operand:SI 0 "register_operand" "=d")(zero_extend:SI (match_operand:QI 2 "register_operand" "0")))]"(TARGET_SCORE7 || TARGET_SCORE7D)""extzb.c %0, %1"[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_insn "*zero_extendqisi2_cmp_score7"[(set (reg:CC_N CC_REGNUM)(compare:CC_N (lshiftrt:SI(ashift:SI (match_operand:SI 1 "register_operand" "d")(const_int 24))(const_int 24))(const_int 0)))(clobber (match_scratch:SI 0 "=d"))]"(TARGET_SCORE7 || TARGET_SCORE7D)""extzb.c %0, %1"[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_expand "zero_extendhisi2"[(set (match_operand:SI 0 "score_register_operand")(zero_extend:SI (match_operand:HI 1 "nonimmediate_operand")))]"""")(define_insn "*zero_extendhisi2_score7"[(set (match_operand:SI 0 "register_operand" "=d,d")(zero_extend:SI (match_operand:HI 1 "nonimmediate_operand" "d,m")))]"(TARGET_SCORE7 || TARGET_SCORE7D)"{switch (which_alternative){case 0: return \"extzh\t%0, %1\";case 1: return score_linsn (operands, SCORE_HWORD, false);default: gcc_unreachable ();}}[(set_attr "type" "arith, load")(set_attr "mode" "SI")])(define_insn "*zero_extendhisi2_ucc_score7"[(set (reg:CC_N CC_REGNUM)(compare:CC_N (lshiftrt:SI(ashift:SI (match_operand:SI 1 "register_operand" "d")(const_int 16))(const_int 16))(const_int 0)))(set (match_operand:SI 0 "register_operand" "=d")(zero_extend:SI (match_operand:HI 2 "register_operand" "0")))]"(TARGET_SCORE7 || TARGET_SCORE7D)""extzh.c %0, %1"[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_insn "*zero_extendhisi2_cmp_score7"[(set (reg:CC_N CC_REGNUM)(compare:CC_N (lshiftrt:SI(ashift:SI (match_operand:SI 1 "register_operand" "d")(const_int 16))(const_int 16))(const_int 0)))(clobber (match_scratch:SI 0 "=d"))]"(TARGET_SCORE7 || TARGET_SCORE7D)""extzh.c %0, %1"[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_expand "mulsi3"[(set (match_operand:SI 0 "score_register_operand")(mult:SI (match_operand:SI 1 "score_register_operand")(match_operand:SI 2 "score_register_operand")))]""{if (TARGET_SCORE7 || TARGET_SCORE7D)emit_insn (gen_mulsi3_score7 (operands[0], operands[1], operands[2]));DONE;})(define_insn "mulsi3_score7"[(set (match_operand:SI 0 "register_operand" "=l")(mult:SI (match_operand:SI 1 "register_operand" "d")(match_operand:SI 2 "register_operand" "d")))(clobber (reg:SI HI_REGNUM))]"(TARGET_SCORE7 || TARGET_SCORE7D)""mul %1, %2"[(set_attr "type" "mul")(set_attr "mode" "SI")])(define_expand "mulsidi3"[(set (match_operand:DI 0 "score_register_operand")(mult:DI (sign_extend:DI(match_operand:SI 1 "score_register_operand"))(sign_extend:DI(match_operand:SI 2 "score_register_operand"))))]""{if (TARGET_SCORE7 || TARGET_SCORE7D)emit_insn (gen_mulsidi3_score7 (operands[0], operands[1], operands[2]));DONE;})(define_insn "mulsidi3_score7"[(set (match_operand:DI 0 "register_operand" "=x")(mult:DI (sign_extend:DI(match_operand:SI 1 "register_operand" "d"))(sign_extend:DI(match_operand:SI 2 "register_operand" "d"))))]"(TARGET_SCORE7 || TARGET_SCORE7D)""mul %1, %2"[(set_attr "type" "mul")(set_attr "mode" "DI")])(define_expand "umulsidi3"[(set (match_operand:DI 0 "score_register_operand")(mult:DI (zero_extend:DI(match_operand:SI 1 "score_register_operand"))(zero_extend:DI(match_operand:SI 2 "score_register_operand"))))]""{if (TARGET_SCORE7 || TARGET_SCORE7D)emit_insn (gen_umulsidi3_score7 (operands[0], operands[1], operands[2]));DONE;})(define_insn "umulsidi3_score7"[(set (match_operand:DI 0 "register_operand" "=x")(mult:DI (zero_extend:DI(match_operand:SI 1 "register_operand" "d"))(zero_extend:DI(match_operand:SI 2 "register_operand" "d"))))]"(TARGET_SCORE7 || TARGET_SCORE7D)""mulu %1, %2"[(set_attr "type" "mul")(set_attr "mode" "DI")])(define_expand "divmodsi4"[(parallel[(set (match_operand:SI 0 "score_register_operand")(div:SI (match_operand:SI 1 "score_register_operand")(match_operand:SI 2 "score_register_operand")))(set (match_operand:SI 3 "score_register_operand")(mod:SI (match_dup 1) (match_dup 2)))])]"""")(define_insn "*divmodsi4_score7"[(set (match_operand:SI 0 "register_operand" "=l")(div:SI (match_operand:SI 1 "register_operand" "d")(match_operand:SI 2 "register_operand" "d")))(set (match_operand:SI 3 "register_operand" "=h")(mod:SI (match_dup 1) (match_dup 2)))]"(TARGET_SCORE7 || TARGET_SCORE7D)""div %1, %2"[(set_attr "type" "div")(set_attr "mode" "SI")])(define_expand "udivmodsi4"[(parallel[(set (match_operand:SI 0 "score_register_operand")(udiv:SI (match_operand:SI 1 "score_register_operand")(match_operand:SI 2 "score_register_operand")))(set (match_operand:SI 3 "score_register_operand")(umod:SI (match_dup 1) (match_dup 2)))])]"""")(define_insn "*udivmodsi4_score7"[(set (match_operand:SI 0 "register_operand" "=l")(udiv:SI (match_operand:SI 1 "register_operand" "d")(match_operand:SI 2 "register_operand" "d")))(set (match_operand:SI 3 "register_operand" "=h")(umod:SI (match_dup 1) (match_dup 2)))]"(TARGET_SCORE7 || TARGET_SCORE7D)""divu %1, %2"[(set_attr "type" "div")(set_attr "mode" "SI")])(define_expand "ashlsi3"[(set (match_operand:SI 0 "score_register_operand")(ashift:SI (match_operand:SI 1 "score_register_operand")(match_operand:SI 2 "arith_operand")))]"""")(define_insn "*ashlsi3_score7"[(set (match_operand:SI 0 "register_operand" "=d,d")(ashift:SI (match_operand:SI 1 "register_operand" "d,d")(match_operand:SI 2 "arith_operand" "J,d")))]"(TARGET_SCORE7 || TARGET_SCORE7D)""@slli %0, %1, %c2sll %0, %1, %2"[(set_attr "type" "arith")(set_attr "mode" "SI")])(define_insn "*ashlsi3_ucc_score7"[(set (reg:CC_NZ CC_REGNUM)(compare:CC_NZ (ashift:SI(match_operand:SI 1 "register_operand" "d,d")(match_operand:SI 2 "arith_operand" "J,d"))(const_int 0)))(set (match_operand:SI 0 "register_operand" "=d,d")(ashift:SI (match_dup 1) (match_dup 2)))]"(TARGET_SCORE7 || TARGET_SCORE7D)"{switch (which_alternative){case 0: return score_select (operands, "slli", false, "c", true);case 1: return score_select (operands, "sll", false, "", true);default: gcc_unreachable ();}}[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_insn "*ashlsi3_cmp_score7"[(set (reg:CC_NZ CC_REGNUM)(compare:CC_NZ (ashift:SI(match_operand:SI 1 "register_operand" "d,d")(match_operand:SI 2 "arith_operand" "J,d"))(const_int 0)))(clobber (match_scratch:SI 0 "=d,d"))]"(TARGET_SCORE7 || TARGET_SCORE7D)"{switch (which_alternative){case 0: return score_select (operands, "slli", false, "c", true);case 1: return score_select (operands, "sll", false, "", true);default: gcc_unreachable ();}}[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_expand "ashrsi3"[(set (match_operand:SI 0 "score_register_operand")(ashiftrt:SI (match_operand:SI 1 "score_register_operand")(match_operand:SI 2 "arith_operand")))]"""")(define_insn "*ashrsi3_score7"[(set (match_operand:SI 0 "register_operand" "=d,d")(ashiftrt:SI (match_operand:SI 1 "register_operand" "d,d")(match_operand:SI 2 "arith_operand" "J,d")))]"(TARGET_SCORE7 || TARGET_SCORE7D)""@srai %0, %1, %c2sra %0, %1, %2"[(set_attr "type" "arith")(set_attr "mode" "SI")])(define_insn "*ashrsi3_ucc_score7"[(set (reg:CC_NZ CC_REGNUM)(compare:CC_NZ (ashiftrt:SI(match_operand:SI 1 "register_operand" "d,d")(match_operand:SI 2 "arith_operand" "J,d"))(const_int 0)))(set (match_operand:SI 0 "register_operand" "=d,d")(ashiftrt:SI (match_dup 1) (match_dup 2)))]"(TARGET_SCORE7 || TARGET_SCORE7D)"{switch (which_alternative){case 0: return \"srai.c\t%0, %1, %c2\";case 1: return score_select (operands, "sra", false, "", true);default: gcc_unreachable ();}}[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_insn "*ashrsi3_cmp_score7"[(set (reg:CC_NZ CC_REGNUM)(compare:CC_NZ (ashiftrt:SI(match_operand:SI 1 "register_operand" "d,d")(match_operand:SI 2 "arith_operand" "J,d"))(const_int 0)))(clobber (match_scratch:SI 0 "=d,d"))]"(TARGET_SCORE7 || TARGET_SCORE7D)"{switch (which_alternative){case 0: return \"srai.c\t%0, %1, %c2\";case 1: return score_select (operands, "sra", false, "", true);default: gcc_unreachable ();}}[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_expand "lshrsi3"[(set (match_operand:SI 0 "score_register_operand")(lshiftrt:SI (match_operand:SI 1 "score_register_operand")(match_operand:SI 2 "arith_operand")))]"""")(define_insn "*lshrsi3_score7"[(set (match_operand:SI 0 "register_operand" "=d,d")(lshiftrt:SI (match_operand:SI 1 "register_operand" "d,d")(match_operand:SI 2 "arith_operand" "J,d")))]"(TARGET_SCORE7 || TARGET_SCORE7D)""@srli %0, %1, %c2srl %0, %1, %2"[(set_attr "type" "arith")(set_attr "mode" "SI")])(define_insn "*lshrsi3_ucc_score7"[(set (reg:CC_NZ CC_REGNUM)(compare:CC_NZ (lshiftrt:SI(match_operand:SI 1 "register_operand" "d,d")(match_operand:SI 2 "arith_operand" "J,d"))(const_int 0)))(set (match_operand:SI 0 "register_operand" "=d,d")(lshiftrt:SI (match_dup 1) (match_dup 2)))]"(TARGET_SCORE7 || TARGET_SCORE7D)"{switch (which_alternative){case 0: return score_select (operands, "srli", false, "c", true);case 1: return score_select (operands, "srl", false, "", true);default: gcc_unreachable ();}}[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_insn "*lshrsi3_cmp_score7"[(set (reg:CC_NZ CC_REGNUM)(compare:CC_NZ (lshiftrt:SI(match_operand:SI 1 "register_operand" "d,d")(match_operand:SI 2 "arith_operand" "J,d"))(const_int 0)))(clobber (match_scratch:SI 0 "=d,d"))]"(TARGET_SCORE7 || TARGET_SCORE7D)"{switch (which_alternative){case 0: return score_select (operands, "srli", false, "c", true);case 1: return score_select (operands, "srl", false, "", true);default: gcc_unreachable ();}}[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_expand "negsi2"[(set (match_operand:SI 0 "score_register_operand")(neg:SI (match_operand:SI 1 "score_register_operand")))]"""")(define_insn "*negsi2_score7"[(set (match_operand:SI 0 "register_operand" "=d")(neg:SI (match_operand:SI 1 "register_operand" "d")))]"(TARGET_SCORE7 || TARGET_SCORE7D)""neg %0, %1"[(set_attr "type" "arith")(set_attr "mode" "SI")])(define_insn "*negsi2_cmp_score7"[(set (reg:CC_NZ CC_REGNUM)(compare:CC_NZ (neg:SI (match_operand:SI 1 "register_operand" "e,d"))(const_int 0)))(clobber (match_scratch:SI 0 "=e,d"))]"(TARGET_SCORE7 || TARGET_SCORE7D)""@neg! %0, %1neg.c %0, %1"[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_insn "*negsi2_ucc_score7"[(set (reg:CC_NZ CC_REGNUM)(compare:CC_NZ (neg:SI (match_operand:SI 1 "register_operand" "e,d"))(const_int 0)))(set (match_operand:SI 0 "register_operand" "=e,d")(neg:SI (match_dup 1)))]"(TARGET_SCORE7 || TARGET_SCORE7D)""@neg! %0, %1neg.c %0, %1"[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_expand "one_cmplsi2"[(set (match_operand:SI 0 "score_register_operand")(not:SI (match_operand:SI 1 "score_register_operand")))]"""")(define_insn "*one_cmplsi2_score7"[(set (match_operand:SI 0 "register_operand" "=d")(not:SI (match_operand:SI 1 "register_operand" "d")))]"(TARGET_SCORE7 || TARGET_SCORE7D)""not\t%0, %1"[(set_attr "type" "arith")(set_attr "mode" "SI")])(define_insn "*one_cmplsi2_ucc_score7"[(set (reg:CC_NZ CC_REGNUM)(compare:CC_NZ (not:SI (match_operand:SI 1 "register_operand" "e,d"))(const_int 0)))(set (match_operand:SI 0 "register_operand" "=e,d")(not:SI (match_dup 1)))]"(TARGET_SCORE7 || TARGET_SCORE7D)""@not! %0, %1not.c %0, %1"[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_insn "*one_cmplsi2_cmp_score7"[(set (reg:CC_NZ CC_REGNUM)(compare:CC_NZ (not:SI (match_operand:SI 1 "register_operand" "e,d"))(const_int 0)))(clobber (match_scratch:SI 0 "=e,d"))]"(TARGET_SCORE7 || TARGET_SCORE7D)""@not! %0, %1not.c %0, %1"[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_expand "rotlsi3"[(parallel[(set (match_operand:SI 0 "score_register_operand")(rotate:SI (match_operand:SI 1 "score_register_operand")(match_operand:SI 2 "arith_operand")))(clobber (reg:CC CC_REGNUM))])]"""")(define_insn "*rotlsi3_score7"[(set (match_operand:SI 0 "register_operand" "=d,d")(rotate:SI (match_operand:SI 1 "register_operand" "d,d")(match_operand:SI 2 "arith_operand" "J,d")))(clobber (reg:CC CC_REGNUM))]"(TARGET_SCORE7 || TARGET_SCORE7D)""@roli.c %0, %1, %c2rol.c %0, %1, %2"[(set_attr "type" "arith")(set_attr "mode" "SI")])(define_expand "rotrsi3"[(parallel[(set (match_operand:SI 0 "score_register_operand")(rotatert:SI (match_operand:SI 1 "score_register_operand")(match_operand:SI 2 "arith_operand")))(clobber (reg:CC CC_REGNUM))])]"""")(define_insn "*rotrsi3_score7"[(set (match_operand:SI 0 "register_operand" "=d,d")(rotatert:SI (match_operand:SI 1 "register_operand" "d,d")(match_operand:SI 2 "arith_operand" "J,d")))(clobber (reg:CC CC_REGNUM))]"(TARGET_SCORE7 || TARGET_SCORE7D)""@rori.c %0, %1, %c2ror.c %0, %1, %2"[(set_attr "type" "arith")(set_attr "mode" "SI")])(define_expand "cbranchsi4"[(set (reg:CC CC_REGNUM)(compare:CC (match_operand:SI 1 "score_register_operand" "")(match_operand:SI 2 "arith_operand" "")))(set (pc)(if_then_else(match_operator 0 "ordered_comparison_operator"[(reg:CC CC_REGNUM)(const_int 0)])(label_ref (match_operand 3 "" ""))(pc)))]"""")(define_insn "cmpsi_nz_score7"[(set (reg:CC_NZ CC_REGNUM)(compare:CC_NZ (match_operand:SI 0 "register_operand" "d,e,d")(match_operand:SI 1 "arith_operand" "L,e,d")))]"(TARGET_SCORE7 || TARGET_SCORE7D)""@cmpi.c %0, %c1cmp! %0, %1cmp.c %0, %1"[(set_attr "type" "cmp")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_insn "cmpsi_n_score7"[(set (reg:CC_N CC_REGNUM)(compare:CC_N (match_operand:SI 0 "register_operand" "d,e,d")(match_operand:SI 1 "arith_operand" "L,e,d")))]"(TARGET_SCORE7 || TARGET_SCORE7D)""@cmpi.c %0, %c1cmp! %0, %1cmp.c %0, %1"[(set_attr "type" "cmp")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_insn "*cmpsi_to_addsi_score7"[(set (reg:CC_NZ CC_REGNUM)(compare:CC_NZ (match_operand:SI 1 "register_operand" "0,d")(neg:SI (match_operand:SI 2 "register_operand" "e,d"))))(clobber (match_scratch:SI 0 "=e,d"))]"(TARGET_SCORE7 || TARGET_SCORE7D)""@add! %0, %2add.c %0, %1, %2"[(set_attr "type" "cmp")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_insn "cmpsi_cc_score7"[(set (reg:CC CC_REGNUM)(compare:CC (match_operand:SI 0 "register_operand" "d,e,d")(match_operand:SI 1 "arith_operand" "L,e,d")))]"(TARGET_SCORE7 || TARGET_SCORE7D)""@cmpi.c %0, %c1cmp! %0, %1cmp.c %0, %1"[(set_attr "type" "cmp")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_insn "*branch_n_score7"[(set (pc)(if_then_else(match_operator 0 "branch_n_operator"[(reg:CC_N CC_REGNUM)(const_int 0)])(label_ref (match_operand 1 "" ""))(pc)))]"(TARGET_SCORE7 || TARGET_SCORE7D)""b%C0 %1"[(set_attr "type" "branch")])(define_insn "*branch_nz_score7"[(set (pc)(if_then_else(match_operator 0 "branch_nz_operator"[(reg:CC_NZ CC_REGNUM)(const_int 0)])(label_ref (match_operand 1 "" ""))(pc)))]"(TARGET_SCORE7 || TARGET_SCORE7D)""b%C0 %1"[(set_attr "type" "branch")])(define_insn "*branch_cc_score7"[(set (pc)(if_then_else(match_operator 0 "comparison_operator"[(reg:CC CC_REGNUM)(const_int 0)])(label_ref (match_operand 1 "" ""))(pc)))]"(TARGET_SCORE7 || TARGET_SCORE7D)""b%C0 %1"[(set_attr "type" "branch")])(define_insn "jump"[(set (pc)(label_ref (match_operand 0 "" "")))]""{if (!flag_pic)return \"j\t%0\";elsereturn \"b\t%0\";}[(set_attr "type" "jump")(set_attr "length" "4")])(define_expand "sibcall"[(parallel [(call (match_operand 0 "" "")(match_operand 1 "" ""))(use (match_operand 2 "" ""))])]""{score_call (operands, true);DONE;})(define_insn "sibcall_internal_score7"[(call (mem:SI (match_operand:SI 0 "call_insn_operand" "t,Z"))(match_operand 1 "" ""))(clobber (reg:SI RT_REGNUM))]"(TARGET_SCORE7 || TARGET_SCORE7D)&& SIBLING_CALL_P (insn)"{if (!flag_pic)switch (which_alternative){case 0: return \"br%S0\t%0\";case 1: return \"j\t%0\";default: gcc_unreachable ();}elseswitch (which_alternative){case 0: return \"mv\tr29, %0\;br\tr29\";case 1: return \"la\tr29, %0\;br\tr29\";default: gcc_unreachable ();}}[(set_attr "type" "call")])(define_expand "sibcall_value"[(parallel [(set (match_operand 0 "" "")(call (match_operand 1 "" "") (match_operand 2 "" "")))(use (match_operand 3 "" ""))])]""{score_call_value (operands, true);DONE;})(define_insn "sibcall_value_internal_score7"[(set (match_operand 0 "register_operand" "=d,d")(call (mem:SI (match_operand:SI 1 "call_insn_operand" "t,Z"))(match_operand 2 "" "")))(clobber (reg:SI RT_REGNUM))]"(TARGET_SCORE7 || TARGET_SCORE7D)&& SIBLING_CALL_P (insn)"{if (!flag_pic)switch (which_alternative){case 0: return \"br%S1\t%1\";case 1: return \"j\t%1\";default: gcc_unreachable ();}elseswitch (which_alternative){case 0: return \"mv\tr29, %1\;br\tr29\";case 1: return \"la\tr29, %1\;br\tr29\";default: gcc_unreachable ();}}[(set_attr "type" "call")])(define_expand "call"[(parallel [(call (match_operand 0 "" "") (match_operand 1 "" ""))(use (match_operand 2 "" ""))])]""{score_call (operands, false);DONE;})(define_insn "call_internal_score7"[(call (mem:SI (match_operand:SI 0 "call_insn_operand" "d,Z"))(match_operand 1 "" ""))(clobber (reg:SI RA_REGNUM))]"(TARGET_SCORE7 || TARGET_SCORE7D)"{if (!flag_pic)switch (which_alternative){case 0: return \"brl%S0\t%0\";case 1: return \"jl\t%0\";default: gcc_unreachable ();}elseswitch (which_alternative){case 0: return \"mv\tr29, %0\;brl\tr29\";case 1: return \"la\tr29, %0\;brl\tr29\";default: gcc_unreachable ();}}[(set_attr "type" "call")])(define_expand "call_value"[(parallel [(set (match_operand 0 "" "")(call (match_operand 1 "" "") (match_operand 2 "" "")))(use (match_operand 3 "" ""))])]""{score_call_value (operands, false);DONE;})(define_insn "call_value_internal_score7"[(set (match_operand 0 "register_operand" "=d,d")(call (mem:SI (match_operand:SI 1 "call_insn_operand" "d,Z"))(match_operand 2 "" "")))(clobber (reg:SI RA_REGNUM))]"(TARGET_SCORE7 || TARGET_SCORE7D)"{if (!flag_pic)switch (which_alternative){case 0: return \"brl%S1\t%1\";case 1: return \"jl\t%1\";default: gcc_unreachable ();}elseswitch (which_alternative){case 0: return \"mv\tr29, %1\;brl\tr29\";case 1: return \"la\tr29, %1\;brl\tr29\";default: gcc_unreachable ();}}[(set_attr "type" "call")])(define_expand "indirect_jump"[(set (pc) (match_operand 0 "score_register_operand" "d"))]""{rtx dest;dest = operands[0];if (GET_CODE (dest) != REG|| GET_MODE (dest) != Pmode)operands[0] = copy_to_mode_reg (Pmode, dest);emit_jump_insn (gen_indirect_jump_internal_score (operands[0]));DONE;})(define_insn "indirect_jump_internal_score"[(set (pc) (match_operand:SI 0 "score_register_operand" "d"))]"""br%S0 %0"[(set_attr "type" "jump")])(define_expand "tablejump"[(set (pc)(match_operand 0 "score_register_operand" "d"))(use (label_ref (match_operand 1 "" "")))]""{if (TARGET_SCORE7 || TARGET_SCORE7D)emit_jump_insn (gen_tablejump_internal_score7 (operands[0], operands[1]));DONE;})(define_insn "tablejump_internal_score7"[(set (pc)(match_operand:SI 0 "register_operand" "d"))(use (label_ref (match_operand 1 "" "")))]"(TARGET_SCORE7 || TARGET_SCORE7D)"{if (flag_pic)return \"mv\tr29, %0\;.cpadd\tr29\;br\tr29\";elsereturn \"br%S0\t%0\";}[(set_attr "type" "jump")])(define_expand "prologue"[(const_int 1)]""{score_prologue ();DONE;})(define_expand "epilogue"[(const_int 2)]""{score_epilogue (false);DONE;})(define_expand "sibcall_epilogue"[(const_int 2)]""{score_epilogue (true);DONE;})(define_insn "return_internal_score7"[(return)(use (match_operand 0 "pmode_register_operand" "d"))]"(TARGET_SCORE7 || TARGET_SCORE7D)""br%S0\t%0")(define_insn "nop"[(const_int 0)]"""#nop!")(define_insn "cpload_score7"[(unspec_volatile:SI [(const_int 1)] CPLOAD)]"(TARGET_SCORE7 || TARGET_SCORE7D)&& flag_pic"".cpload\tr29")(define_insn "cprestore_use_fp_score7"[(unspec_volatile:SI [(match_operand:SI 0 "" "")] CPRESTORE)(use (reg:SI FP_REGNUM))]"(TARGET_SCORE7 || TARGET_SCORE7D)&& flag_pic"".cprestore\tr2, %0")(define_insn "cprestore_use_sp_score7"[(unspec_volatile:SI [(match_operand:SI 0 "" "")] CPRESTORE)(use (reg:SI SP_REGNUM))]"(TARGET_SCORE7 || TARGET_SCORE7D)&& flag_pic"".cprestore\tr0, %0")(define_insn "pushsi_score7"[(set (match_operand:SI 0 "push_operand" "=<")(match_operand:SI 1 "register_operand" "d"))]"(TARGET_SCORE7 || TARGET_SCORE7D)""push!\t%1, [r0]"[(set_attr "type" "store")(set_attr "mode" "SI")])(define_insn "popsi_score7"[(set (match_operand:SI 0 "register_operand" "=d")(match_operand:SI 1 "pop_operand" ">"))]"(TARGET_SCORE7 || TARGET_SCORE7D)""pop!\t%0, [r0]"[(set_attr "type" "store")(set_attr "mode" "SI")])(define_peephole2[(set (match_operand:SI 0 "g32reg_operand" "")(match_operand:SI 1 "loreg_operand" ""))(set (match_operand:SI 2 "g32reg_operand" "")(match_operand:SI 3 "hireg_operand" ""))]""[(parallel[(set (match_dup 0) (match_dup 1))(set (match_dup 2) (match_dup 3))])])(define_peephole2[(set (match_operand:SI 0 "g32reg_operand" "")(match_operand:SI 1 "hireg_operand" ""))(set (match_operand:SI 2 "g32reg_operand" "")(match_operand:SI 3 "loreg_operand" ""))]""[(parallel[(set (match_dup 2) (match_dup 3))(set (match_dup 0) (match_dup 1))])])(define_insn "movhilo"[(parallel[(set (match_operand:SI 0 "register_operand" "=d")(match_operand:SI 1 "loreg_operand" ""))(set (match_operand:SI 2 "register_operand" "=d")(match_operand:SI 3 "hireg_operand" ""))])]"""mfcehl\t%2, %0"[(set_attr "type" "fce")(set_attr "mode" "SI")])(define_expand "movsicc"[(set (match_operand:SI 0 "register_operand" "")(if_then_else:SI (match_operator 1 "comparison_operator"[(reg:CC CC_REGNUM) (const_int 0)])(match_operand:SI 2 "register_operand" "")(match_operand:SI 3 "register_operand" "")))]""{score_movsicc (operands);})(define_insn "movsicc_internal_score7"[(set (match_operand:SI 0 "register_operand" "=d")(if_then_else:SI (match_operator 1 "comparison_operator"[(reg:CC CC_REGNUM) (const_int 0)])(match_operand:SI 2 "arith_operand" "d")(match_operand:SI 3 "arith_operand" "0")))]"(TARGET_SCORE7 || TARGET_SCORE7D)""mv%C1\t%0, %2"[(set_attr "type" "cndmv")(set_attr "mode" "SI")])(define_insn "zero_extract_bittst_score7"[(set (reg:CC_NZ CC_REGNUM)(compare:CC_NZ (unspec:SI[(match_operand:SI 0 "register_operand" "*e,d")(match_operand:SI 1 "const_uimm5" "")]BITTST)(const_int 0)))]"(TARGET_SCORE7 || TARGET_SCORE7D)""@bittst!\t%0, %c1bittst.c\t%0, %c1"[(set_attr "type" "arith")(set_attr "up_c" "yes")(set_attr "mode" "SI")])(define_insn "andsi3_extzh"[(set (match_operand:SI 0 "register_operand" "=d")(and:SI (match_operand:SI 1 "register_operand" "d")(const_int 65535)))]"""extzh\t%0, %1"[(set_attr "type" "arith")(set_attr "length" "4")(set_attr "mode" "SI")])(define_insn "clzsi2"[(set (match_operand:SI 0 "register_operand" "=d")(clz:SI (match_operand:SI 1 "register_operand" "d")))]"(TARGET_SCORE7D)""clz\t%0, %1"[(set_attr "type" "arith")(set_attr "mode" "SI")])(define_insn "smaxsi3"[(set (match_operand:SI 0 "register_operand" "=d")(smax:SI (match_operand:SI 1 "register_operand" "d")(match_operand:SI 2 "register_operand" "d")))]"(TARGET_SCORE7D)""max\t%0, %1, %2"[(set_attr "type" "arith")(set_attr "mode" "SI")])(define_insn "sminsi3"[(set (match_operand:SI 0 "register_operand" "=d")(smin:SI (match_operand:SI 1 "register_operand" "d")(match_operand:SI 2 "register_operand" "d")))]"(TARGET_SCORE7D)""min\t%0, %1, %2"[(set_attr "type" "arith")(set_attr "mode" "SI")])(define_insn "abssi2"[(set (match_operand:SI 0 "register_operand" "=d")(abs:SI (match_operand:SI 1 "register_operand" "d")))]"(TARGET_SCORE7D)""abs\t%0, %1"[(set_attr "type" "arith")(set_attr "mode" "SI")])(define_insn "sffs"[(set (match_operand:SI 0 "register_operand" "=d")(unspec:SI [(match_operand:SI 1 "register_operand" "d")] SFFS))]"(TARGET_SCORE7D)""bitrev\t%0, %1, r0\;clz\t%0, %0\;addi\t%0, 0x1"[(set_attr "type" "arith")(set_attr "mode" "SI")])(define_expand "ffssi2"[(set (match_operand:SI 0 "register_operand")(ffs:SI (match_operand:SI 1 "register_operand")))]"(TARGET_SCORE7D)"{emit_insn (gen_sffs (operands[0], operands[1]));emit_insn (gen_rtx_SET (VOIDmode, gen_rtx_REG (CC_NZmode, CC_REGNUM),gen_rtx_COMPARE (CC_NZmode, operands[0],GEN_INT (33))));if (TARGET_SCORE7D)emit_insn (gen_movsicc_internal_score7 (operands[0],gen_rtx_fmt_ee (EQ, VOIDmode, operands[0], GEN_INT (33)),GEN_INT (0),operands[0]));DONE;})(define_peephole2[(set (match_operand:SI 0 "loreg_operand" "")(match_operand:SI 1 "register_operand" ""))(set (match_operand:SI 2 "hireg_operand" "")(match_operand:SI 3 "register_operand" ""))]"(TARGET_SCORE7D)"[(parallel[(set (match_dup 0) (match_dup 1))(set (match_dup 2) (match_dup 3))])])(define_peephole2[(set (match_operand:SI 0 "hireg_operand" "")(match_operand:SI 1 "register_operand" ""))(set (match_operand:SI 2 "loreg_operand" "")(match_operand:SI 3 "register_operand" ""))]"(TARGET_SCORE7D)"[(parallel[(set (match_dup 2) (match_dup 3))(set (match_dup 0) (match_dup 1))])])(define_insn "movtohilo"[(parallel[(set (match_operand:SI 0 "loreg_operand" "=l")(match_operand:SI 1 "register_operand" "d"))(set (match_operand:SI 2 "hireg_operand" "=h")(match_operand:SI 3 "register_operand" "d"))])]"(TARGET_SCORE7D)""mtcehl\t%3, %1"[(set_attr "type" "fce")(set_attr "mode" "SI")])(define_insn "mulsi3addsi"[(set (match_operand:SI 0 "register_operand" "=l,l,d")(plus:SI (mult:SI (match_operand:SI 2 "register_operand" "d,d,d")(match_operand:SI 3 "register_operand" "d,d,d"))(match_operand:SI 1 "register_operand" "0,d,l")))(clobber (reg:SI HI_REGNUM))]"(TARGET_SCORE7D)""@mad\t%2, %3mtcel%S1\t%1\;mad\t%2, %3mad\t%2, %3\;mfcel%S0\t%0"[(set_attr "mode" "SI")])(define_insn "mulsi3subsi"[(set (match_operand:SI 0 "register_operand" "=l,l,d")(minus:SI (match_operand:SI 1 "register_operand" "0,d,l")(mult:SI (match_operand:SI 2 "register_operand" "d,d,d")(match_operand:SI 3 "register_operand" "d,d,d"))))(clobber (reg:SI HI_REGNUM))]"(TARGET_SCORE7D)""@msb\t%2, %3mtcel%S1\t%1\;msb\t%2, %3msb\t%2, %3\;mfcel%S0\t%0"[(set_attr "mode" "SI")])(define_insn "mulsidi3adddi"[(set (match_operand:DI 0 "register_operand" "=x")(plus:DI (mult:DI(sign_extend:DI (match_operand:SI 2 "register_operand" "%d"))(sign_extend:DI (match_operand:SI 3 "register_operand" "d")))(match_operand:DI 1 "register_operand" "0")))]"(TARGET_SCORE7D)""mad\t%2, %3"[(set_attr "mode" "DI")])(define_insn "umulsidi3adddi"[(set (match_operand:DI 0 "register_operand" "=x")(plus:DI (mult:DI(zero_extend:DI (match_operand:SI 2 "register_operand" "%d"))(zero_extend:DI (match_operand:SI 3 "register_operand" "d")))(match_operand:DI 1 "register_operand" "0")))]"(TARGET_SCORE7D)""madu\t%2, %3"[(set_attr "mode" "DI")])(define_insn "mulsidi3subdi"[(set (match_operand:DI 0 "register_operand" "=x")(minus:DI(match_operand:DI 1 "register_operand" "0")(mult:DI(sign_extend:DI (match_operand:SI 2 "register_operand" "%d"))(sign_extend:DI (match_operand:SI 3 "register_operand" "d")))))]"(TARGET_SCORE7D)""msb\t%2, %3"[(set_attr "mode" "DI")])(define_insn "umulsidi3subdi"[(set (match_operand:DI 0 "register_operand" "=x")(minus:DI(match_operand:DI 1 "register_operand" "0")(mult:DI (zero_extend:DI(match_operand:SI 2 "register_operand" "%d"))(zero_extend:DI(match_operand:SI 3 "register_operand" "d")))))]"(TARGET_SCORE7D)""msbu\t%2, %3"[(set_attr "mode" "DI")])
Go to most recent revision | Compare with Previous | Blame | View Log