OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [g++.old-deja/] [g++.law/] [arm14.C] - Rev 699

Compare with Previous | Blame | View Log

// { dg-do assemble  }
// GROUPS passed ARM-compliance
// unsorted.2 file
// Message-Id: <BpBu19.GrF@math.waterloo.edu>
// Date: Thu, 4 Jun 1992 15:07:56 GMT
// Subject: access control
// From: gjditchf@plg.waterloo.edu (Glen Ditchfield)


class X {
  private:
    enum E1 {a1, b1}; // { dg-error "" } private
  public:
    enum E2 {a2, b2};
    };

void h(X* p) {
    X::E2 e2;
    int x2 = X::a2;

    X::E1 e1;                   // { dg-error "" } within this context
    int x1 = X::a1;             // { dg-error "" } Should be rejected, and is.
    }

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.