OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [asm-7.c] - Rev 801

Go to most recent revision | Compare with Previous | Blame | View Log

/* Gcc 3.3.1 deprecates memory inputs of non-lvalues.  */
/* { dg-do compile } */
 
void test(void)
{
  register int r;
  register int r2;
  int i;
  static int m;
  int *p;
 
  __asm__ ("" : : "m"(r));	/* { dg-error "" } */
  __asm__ ("" : : "m"(i));
  __asm__ ("" : : "m"(m));
  __asm__ ("" : : "m"(0));	/* { dg-error "" } */
  __asm__ ("" : : "m"(i+1));	/* { dg-error "" } */
  __asm__ ("" : : "m"(*p++));
 
  __asm__ ("" : : "g"(r));
  __asm__ ("" : : "g"(i));
  __asm__ ("" : : "g"(m));
  __asm__ ("" : : "g"(0));
  __asm__ ("" : : "g"(i+1));
 
  __asm__ ("" : "=m"(r2));	/* { dg-error "" } */
  __asm__ ("" : "=m"(i));
  __asm__ ("" : "=m"(m));
}
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.