OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [torture/] [vector-1.c] - Rev 754

Go to most recent revision | Compare with Previous | Blame | View Log

/* Check that vector extraction works correctly. */
 
/* { dg-do run } */
/* { dg-options "-msse" { target { i?86-*-* x86_64-*-* } } } */
/* { dg-require-effective-target sse_runtime { target { i?86-*-* x86_64-*-* } } } */
/* { dg-options "-mabi=altivec" { target { powerpc-*-* powerpc64-*-* } } } */
/* { dg-require-effective-target vmx_hw { target { powerpc-*-* powerpc64--*-* } } } */
 
#define vector __attribute__((vector_size(16) ))
 
int f0(vector int t)
{
  return ((int*)&t)[0];
}
int f1(vector int t)
{
  return ((int*)&t)[1];
}
int f2(vector int t)
{
  return ((int*)&t)[2];
}
int f3(vector int t)
{
  return ((int*)&t)[3];
}
int main(void)
{
  vector int a = {0, 1, 2, 3};
  /* Make sure that we have the correct size for the vectors. */
  if (sizeof(int) != 4)
    __builtin_exit (0);
  if (f0(a) != 0)
    __builtin_abort ();
  if (f1(a) != 1)
    __builtin_abort ();
  if (f2(a) != 2)
    __builtin_abort ();
  if (f3(a) != 3)
    __builtin_abort ();
  return 0;
}
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.