OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [tree-ssa/] [reassoc-24.c] - Rev 689

Compare with Previous | Blame | View Log

/* { dg-do compile } */
/* { dg-options "-O2 --param tree-reassoc-width=2 -fdump-tree-reassoc1" } */
 
unsigned int
foo (void)
{
  unsigned int a = 0;
  unsigned int b;
 
  asm volatile ("" : "=r" (b) : "0" (0));
  a += b;
  asm volatile ("" : "=r" (b) : "0" (0));
  a += b;
  asm volatile ("" : "=r" (b) : "0" (0));
  a += b;
  asm volatile ("" : "=r" (b) : "0" (0));
  a += b;
 
  return a;
}
 
/* Verify there are two pairs of __asm__ statements with no
   intervening stmts.  */
/* { dg-final { scan-tree-dump-times "__asm__\[^;\n]*;\n *__asm__" 2 "reassoc1"} } */
/* { dg-final { cleanup-tree-dump "reassoc1" } } */
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.