OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [vect/] [bb-slp-14.c] - Rev 689

Compare with Previous | Blame | View Log

/* { dg-require-effective-target vect_int } */
 
#include <stdarg.h>
#include "tree-vect.h"
 
#define N 16 
 
unsigned int out[N];
unsigned int in[N] = {0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15};
 
__attribute__ ((noinline)) int
main1 (unsigned int x, unsigned int y)
{
  int i;
  unsigned int a0, a1, a2, a3;
 
  /* Not consecutive load with permutation - not supported.  */
  a0 = in[0] + 23;
  a1 = in[1] + 142;
  a2 = in[1] + 2;
  a3 = in[3] + 31;
 
  out[0] = a0 * x;
  out[1] = a1 * y;
  out[2] = a2 * x;
  out[3] = a3 * y;
 
  if (x)
    __asm__ volatile ("" : : : "memory");
 
  /* Check results.  */
  if (out[0] != (in[0] + 23) * x
      || out[1] != (in[1] + 142) * y
      || out[2] != (in[1] + 2) * x
      || out[3] != (in[3] + 31) * y)
    abort();
 
  return 0;
}
 
int main (void)
{
  check_vect ();
 
  main1 (2, 3);
 
  return 0;
}
 
/* { dg-final { scan-tree-dump-times "basic block vectorized using SLP" 0 "slp"  } } */
/* { dg-final { cleanup-tree-dump "slp" } } */
 
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.