OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [asm.c] - Rev 801

Go to most recent revision | Compare with Previous | Blame | View Log

/* ARM and Thumb asm statements should be able to access the constant
   pool.  */
/* { dg-do compile } */
extern unsigned x[];
unsigned *trapTable()
{
  unsigned *i;
 
  __asm__ volatile("ldr %0,%1" : "=r"(i) : "m"(x[0]));
 
  return i;
}
 
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.