OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [neon-vands64.c] - Rev 691

Compare with Previous | Blame | View Log

/* Test the `vand_s64' ARM Neon intrinsic.  */
 
/* { dg-do run } */
/* { dg-require-effective-target arm_neon_hw } */
/* { dg-options "-O0" } */
/* { dg-add-options arm_neon } */
 
#include "arm_neon.h"
#include <stdlib.h>
 
int main (void)
{
  int64x1_t out_int64x1_t = 0;
  int64x1_t arg0_int64x1_t = (int64x1_t)0xdeadbeef00000000LL;
  int64x1_t arg1_int64x1_t = (int64x1_t)0xdead00000000beefLL;
 
  out_int64x1_t = vand_s64 (arg0_int64x1_t, arg1_int64x1_t);
  if (out_int64x1_t != (int64x1_t)0xdead000000000000LL)
    abort();
  return 0;
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.