OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [neon-vld3-1.c] - Rev 701

Go to most recent revision | Compare with Previous | Blame | View Log

/* { dg-do run } */
/* { dg-require-effective-target arm_neon_hw } */
/* { dg-options "-O2" } */
/* { dg-add-options arm_neon } */
 
#include "arm_neon.h"
 
uint32_t buffer[12];
 
void __attribute__((noinline))
foo (uint32_t *a)
{
  uint32x4x3_t x;
 
  x = vld3q_u32 (a);
  x.val[0] = vaddq_u32 (x.val[0], x.val[1]);
  vst3q_u32 (a, x);
}
 
int
main (void)
{
  buffer[0] = 1;
  buffer[1] = 2;
  foo (buffer);
  return buffer[0] != 3;
}
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.