URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [neon-vshl-imm-1.c] - Rev 764
Go to most recent revision | Compare with Previous | Blame | View Log
/* { dg-do compile } */ /* { dg-require-effective-target arm_neon_ok } */ /* { dg-options "-O2 -mfpu=neon -mfloat-abi=softfp -ftree-vectorize" } */ /* { dg-final { scan-assembler "vshl\.i32.*#3" } } */ /* Verify that VSHR immediate is used. */ void f1(int n, int x[], int y[]) { int i; for (i = 0; i < n; ++i) y[i] = x[i] << 3; }
Go to most recent revision | Compare with Previous | Blame | View Log