OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [pr52006.c] - Rev 691

Compare with Previous | Blame | View Log

/* PR target/52006 */
/* { dg-do compile } */
/* { dg-options "-march=armv7-a -mfloat-abi=hard -O2 -fPIC" } */
 
unsigned long a;
static int b;
 
void
foo (void)
{
  asm volatile ("" : "=r" (b));
}
 
void
bar (float f)
{
  if (f < b / 100.0)
    a = 1;
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.