OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [asm-6.c] - Rev 704

Go to most recent revision | Compare with Previous | Blame | View Log

/* PR rtl-optimization/44174 */
/* Testcase by Jakub Jelinek <jakub@gcc.gnu.org> */
 
/* { dg-do compile } */
/* { dg-options "-O2 -fpic" { target fpic } } */
 
int f0 (int, int, int, int, int);
int f1 (void);
 
void
f2 (void)
{
  unsigned v1, v2, v3, v4;
  __asm__ ("" : "=a" (v1), "=d" (v2), "=c" (v3), "=r" (v4));
  f0 (f1 (), f1 (), f1 (), f1 (), (v4 >> 8) & 0xff);
}
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.