OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [avx-set-v32qi-3.c] - Rev 691

Compare with Previous | Blame | View Log

/* { dg-do run } */
/* { dg-require-effective-target avx } */
/* { dg-options "-O2 -mavx" } */
 
#include "avx-check.h"
 
static __m256i
__attribute__((noinline))
foo (char x)
{
  return _mm256_set_epi8 (x, x, x, x, x, x, x, x,
			  x, x, x, x, x, x, x, x,
			  x, x, x, x, x, x, x, x,
			  x, x, x, x, x, x, x, x);
}
 
static void
avx_test (void)
{
  char e = -45;
  char v[32];
  union256i_b u;
  int i;
 
  for (i = 0; i < ARRAY_SIZE (v); i++)
    v[i] = e;
  u.x = foo (e);
  if (check_union256i_b (u, v))
    abort ();
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.