OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [avx-vzeroupper-4.c] - Rev 704

Go to most recent revision | Compare with Previous | Blame | View Log

/* { dg-do compile } */
/* { dg-options "-O0 -mavx -mvzeroupper -dp" } */
/* { dg-additional-options "-mabi=sysv" { target x86_64-*-mingw* } } */
 
typedef float __m256 __attribute__ ((__vector_size__ (32), __may_alias__));
 
extern void bar2 (__m256);
extern __m256 y;
 
void
foo ()
{
  bar2 (y);
}
 
/* { dg-final { scan-assembler-not "avx_vzeroupper" } } */
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.