OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr36753.c] - Rev 762

Go to most recent revision | Compare with Previous | Blame | View Log

/* { dg-options "-O2" } */
/* { dg-do run } */
 
#if defined __i386__
#define REG "edi"
#else
#define REG "r14"
#endif
 
register unsigned long *ds asm(REG);
 
extern void abort (void);
 
__attribute__ ((noinline)) void
test (void)
{
  *++ds = 31337;
}
 
int
main ()
{
  unsigned long stack[2];
  stack[0] = 0;
  stack[1] = 0;
  ds = stack;
  test ();
  if (ds != stack + 1 || *ds != 31337)
    abort ();
  return 0;
}
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.