OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [warn-vect-op-3.c] - Rev 695

Go to most recent revision | Compare with Previous | Blame | View Log

/* { dg-do compile { target { ! { ia32 } } } }  */
/* { dg-options "-mno-sse -Wvector-operation-performance" }  */
#define vector(elcount, type)  \
__attribute__((vector_size((elcount)*sizeof(type)))) type
 
int main (int argc, char *argv[])
{
  vector (8, short) v0 = {argc, 1, 15, 38, 12, -1, argc, 2};
  vector (8, short) v1 = {-4, argc, 2, 11, 1, 17, -8, argc};
  vector (8, short) res[] = 
  {
    v0 + v1,	      /* { dg-warning "expanded in parallel" }  */
    v0 - v1,          /* { dg-warning "expanded in parallel" }  */
    v0 > v1,          /* { dg-warning "expanded piecewise" }  */
    v0 & v1,          /* { dg-warning "expanded in parallel" }  */
    __builtin_shuffle (v0, v1),	      /* { dg-warning "expanded piecewise" }  */
    __builtin_shuffle (v0, v1, v1)    /* { dg-warning "expanded piecewise" }  */
  };
 
  return res[argc][argc];
}
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.