OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [ia64/] [20030405-1.c] - Rev 801

Go to most recent revision | Compare with Previous | Blame | View Log

/* { dg-do compile } */
/* { dg-options "-O2" } */
 
int
foo (int x, int y)
{
  if (y == 0)
    {
      register long r8 asm ("r8");
      register long r15 asm ("r15") = 1;
      long retval;
      __asm __volatile ("foo" : "=r" (r8), "=r" (r15) : "1" (r15));
      retval = r8;
      y = retval;
    }
 
  {
    register long r8 asm ("r8");
    register long r15 asm ("r15") = 2;
    long retval;
    register long _out1 asm ("out1") = x;
    register long _out0 asm ("out0") = y;
    __asm __volatile ("foo"
		      : "=r" (r8), "=r" (r15) , "=r" (_out0), "=r" (_out1)
		      : "1" (r15) , "2" (_out0), "3" (_out1));
    retval = r8;
    return retval;
  }
}
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.