OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [ia64/] [asm-1.c] - Rev 691

Compare with Previous | Blame | View Log

/* { dg-do run } */
/* { dg-options } */
 
extern void abort (void);
 
/* Test that "=S" properly avoids the post-increment on the memory address.  */
 
static void foo(int *x)
{
  long i;
  for (i = 0; i < 100; ++i)
    __asm__("st4 %0 = r0" : "=S"(x[i]));
}
 
int main()
{
  int array[100];
  long i;
 
  for (i = 0; i < 100; ++i)
    array[i] = -1;
 
  foo(array);
 
  for (i = 0; i < 100; ++i)
    if (array[i])
      abort ();
  return 0;
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.